### SPECIAL ISSUE PAPER



WILEY

# Toward a new linpack-like benchmark for heterogeneous computing resources

# Luisa Carracciuolo<sup>1</sup> | Valeria Mele<sup>2</sup> | Gianluca Sabella<sup>3</sup>

<sup>1</sup>Institute of Polymers, Composites and Biomaterials of the Italian National Research Council (IPCB-CNR), Pozzuoli, Napoli, Italy

<sup>2</sup>Department of Mathematics and Applications "R. Caccioppoli", University of Naples "Federico II", Napoli, Italy

<sup>3</sup>Department of Electrical Engineering and Information Technology, University of Naples "Federico II", Napoli, Italy

#### Correspondence

Luisa Carracciuolo, Institute of Polymers, Composites and Biomaterials of the Italian National Research Council (IPCB-CNR), Pozzuoli, Napoli, Italy. Email: luisa.carracciuolo@cnr.it

**Funding information** 

Università degli Studi di Napoli Federico II -CN\_0000013 - CUP UNINA: E63C22000980007"

# 1 | INTRODUCTION

## Summary

This work describes some first efforts to design a new Linpack-like benchmark useful to evaluate the performance of Heterogeneous Computing Resources. The benchmark is based on the Schur Complement reformulation of the solution of a linear equation system. Details about its implementation and evaluation, mainly in terms of performance scalability, are presented for a computing environment based on multi NVIDIA GP-GPUs nodes connected by an Infiniband network.

#### KEYWORDS

heterogeneous computing, HPC benchmarking, linear equation systems, schur complement

High-performance computers continue to increase in speed and capacity. Alongside these developments, architectures are becoming progressively more complex, with multi-socket, multi-core central processing units (CPUs), multiple graphics processing unit (GPUs) accelerators, and multiple network interfaces per node. This new complexity leaves existing software unable to use efficiently the increased processing power.<sup>1</sup>

In such a context, computer performance remains a complicated issue since it depends on many interrelated elements. These elements include the application, the algorithm, the size of the problem, the high-level language, the implementation, the human level of effort used to optimize the program, the compiler's ability to optimize, the age of the compiler, the operating system, the architecture of the computer, and the hardware characteristics.<sup>2</sup>

Since the '80s, the Linpack Benchmark and its evolution<sup>3-5</sup> was used by scientists worldwide to evaluate computer performance, particularly for innovative advanced-architecture machines. By performance, the Linpack Benchmark intends the number of billions of floating point operations per second, often measured in terms of gigaflops (Gflop/ $s^-1$ ), executed during the solution of linear systems of the form

Ax = y, where A is a dense  $n \times n$  matrix.

(1)

© 2023 The Authors. Concurrency and Computation: Practice and Experience published by John Wiley & Sons Ltd.



FIGURE 1 The evolution of the Linpack benchmark from 1993 to now. Figure Credits: Tan et al.<sup>22</sup>

which could become much more expensive than computation in terms of both throughput and energy consumption. As in Yamazaki et al.,<sup>7</sup> the term communication is used to include both horizontal data movement between parallel processing units and vertical data movement between memory hierarchy levels. In fact, in their original formulation, these methods are based on level 1 BLAS operations (i.e., vector products, products of a scalar by a vector, etc.)<sup>1</sup>. These operations have a low granularity and they fail to guarantee good performance, especially in high-performance computing contexts. In parallel computing, the term granularity of a task is a metric of the amount of work (or computation) performed,<sup>8</sup> and it refers to the ratio of computation time to communication time.

Considering the above, the Linpack Benchmark (based on level 3 BLAS operations) seems to have lost its relevance in guiding the community toward the development of benchmarks for HPC systems. Indeed, new tools such as the High Performance Conjugate Gradient (HPCG) benchmark,<sup>9-11</sup> which is based on implementations of KM, are now more representative of the computing patterns of real applications.

Nevertheless, paraphrasing the authors of the new benchmarks cited above,<sup>9</sup> we state "Presently Linpack-like benchmarks remains tremendously valuable as a measure of historical trends, and as a stress test ... Furthermore, it provides the HPC community with a valuable outreach tool, understandable to the outside world".

Furthermore, we cannot overlook the fact that for the Krylov methods (KM) solvers to efficiently utilize extreme-scale hardware, a lot of work has been dedicated to redesign both the Krylov methods algorithms and their implementations over the last three decades (e.g., see Yamazaki et al.,<sup>7</sup> Bai et al.,<sup>12</sup> Hoemmen,<sup>13</sup> Carracciuolo et al.,<sup>14</sup> Laccetti at al.<sup>15</sup>) to address challenges like extreme concurrency, complex memory hierarchies, costly data movement, and heterogeneous node architectures. All the redesign approaches base the algorithms on BLAS 2 and 3 operations and computational patterns more similar to the direct solvers of the problem (1).

That being said, in alignment with the authors of HPCG,<sup>16</sup> we believe that benchmarks for new computing patterns should be seen as a complement to the Linpack benchmark rather than a replacement.

The structure of this work is as follows: Section 2 provides a "State of the Art" regarding Linpack-like benchmarks for HPC and heterogeneous computing systems; Section 3 offers details about the usage of the Schur Complement in solving linear systems (1); Section 4 describes issues related to the initial implementation and evaluation, mainly in terms of performance scalability, of the benchmark based on the Schur reformulation; Section 5 summarizes the content of the present work and outlines some ideas for our future endeavors.

#### 2 RELATED WORKS AND MOTIVATION

In the field of Scientific Computing (SC), high-level benchmarks are designed to test the overall system performance, including the utilization of the CPU, memory, and hard drive, in conjunction with all available computing devices (i.e., GPUs). These tools should be capable of evaluating how well the computing environment can deliver the high performance required by SC applications.<sup>17-20</sup>

The tests performed by these tools are often used for both assessing the overall system performance and comparing the performance of different systems. For instance, the Linpack benchmark is a high-level benchmark used to evaluate the performance of computing systems in terms of their ability to process large-scale problems. The Linpack benchmark was originally developed in the 1970s<sup>2,3</sup> and is based on an algorithm for solving linear systems that use direct methods and whose computational complexity is the order of *n*<sup>3</sup> (where *n* is the dimension of the matrices involved).

Linpack has played a crucial role in the analysis of computing systems' performance for SC because it provides a way to compare systems of different architectures and sizes on the operation (that is the solution of linear systems with dense matrices) which is at the base of many algorithms of interest of SC. That allows scientists to evaluate, quite accurately, the efficiency of the use of computing systems, as evidenced by the use of the benchmark in the Top 500 ranking.<sup>21</sup> Indeed, the use of Linpack, and its evolutions, is linked to the creation of the Top 500 ranking, which lists the most powerful supercomputers in the world and uses the Linpack score as one of the main classification criteria. Figure 1 shows the

onlinelibrary.wiley.com/doi/10.1002/cpe.7962 by Uni Federico Ii Di Napoli, Wiley Online Library on [22/11/2023]. See the Terms and Conditions (https://www.com/doi/10.1002/cpe.7962 by Uni Federico Ii Di Napoli, Wiley Online Library on [22/11/2023].

onlinelibrary.wiley.com/term

and-conditions)

on Wiley Online Library for rules of use; OA articles are governed by the applicable Creative Commons License

15320634, 0, Downloaded from

https:

evolution of Linpack direction since the first stable version was released in 1993: hardware architecture evolution is the main driving source of the benchmark optimization.<sup>22</sup>

Over the years, Linpack has evolved into new versions such as the HPL (High Performance Linpack) benchmark.<sup>4</sup> HPL uses an algorithm to solve dense linear systems enabling more efficient and effective use of distributed memory and network connectivity on modern computing systems. The HPL algorithm was designed to be scalable and usable on a wide range of HPC systems. The algorithm implemented by the Linpack Benchmark is based on a block organization of the linear system matrix, where each block is processed separately, using level 3 BLAS operations. The HPL algorithm (like any Linpack-like benchmark) employs a technique called *"LU decomposition"* to solve linear systems.<sup>23</sup> This technique consists of factoring the matrix A as follows (by algorithms whose computational complexity is the order of  $n^3$ )

$$A = LU, (2)$$

where *L* and *U*, respectively, are lower triangular and upper triangular matrices. This decomposition allows us to efficiently solve (1), especially if several systems with the same matrix A should be solved. Indeed, if the *LU* decomposition of a matrix A is already available, the linear system 1 can be solved by 1) the solution of Lz = y, followed by 2) the solution of Ux = z (with a total computational complexity  $O(2n^2)$ ).

HPL-MxP (High Performance Linpack Mixed-Precision benchmark, formerly known as HPL-AI) implements a new version of the HPL algorithm based on a mixed-precision approach. HPL-MxP is designed to test the performance of heterogeneous computing systems that use a combination of CPU and GPU.<sup>5,24</sup> The basic algorithm of HPL-MxP is similar to that of HPL and makes use of mixed-precision techniques to better exploit the characteristic of GPU resources. Mixed precision consists of using a lower floating-point precision for calculations on the GPU, being faster but less precise devices, than those based on CPUs. HPL-MxP is designed to be more efficient and scalable than the HPL algorithm. Indeed, in the intentions of its authors, it should more effectively use the system's memory and bandwidth and could be easily adapted to a wider range of system architectures. To maximize GPU resource usage, HPL-MxP uses a series of GPU-specific optimizations, such as the use of CUDA-version of BLAS library<sup>25</sup> or other numerical libraries such as cuSOLVER.<sup>26</sup> It also uses several efficient communication methods between the CPU and GPU to minimize data transfer time between the two processing units. The algorithm of HPL-MxP was formerly designed to test the performance CPU and GPU resources. HPL-MxP seeks to underline the link between the computational paradigms related to both the HPC and AI workloads based on machine learning (ML) and deep learning (DL): while traditional HPC focuses on simulation runs for modeling phenomena in a variety of scientific disciplines mostly requiring 64-bit precision, the ML/DL methods, that are at the basis of advances in AI, achieve the desired results at 32-bit or even lower ones. Performance of the HPL-MxP benchmark on the supercomputer Fugaku was the world's first achievement to exceed the wall of Exascale in a floating-point arithmetic benchmark.<sup>27</sup>

The CUDA-Aware HPL benchmark<sup>28</sup> implemented the first version of CUDA-based HPL for NVIDIA GPU clusters, it uses CUDA libraries to accelerate the HPL benchmark on heterogeneous clusters, where both CPUs and GPUs are used with minor or no modifications to the source code of HPL. A host library intercepts the calls to the most computationally intensive BLAS operations (i.e., the DGEMM and DTRSM procedures) that form the basis of the LU decomposition and executes each of them while distributing computation on both GPUs and CPU cores. In the CUDA-Aware HPL benchmark, computational load distribution of BLAS operations between CPU and GPU is automatically determined by the benchmark thanks to some metrics related to 1) the bandwidth for data transfer on PCI-e bus from/to host to/from the device and 2) the sustained performance of BLAS operations on the GPU/CPU. Since the sustainable bandwidth from the host to the device (and vice versa) plays a key role in the acceleration of a single DGEMM or DTRSM calls, in the CUDA-Aware HPL benchmark, the CUDA tool related to a fast transfer mode is exploited. Such a tool is enabled when page-locked memory (sometimes called pinned memory<sup>29</sup>) is used.

Since the publication date of Fatica,<sup>28</sup> a lot of work has been done for the Linpack optimization on the CPU-GPU heterogeneous systems for older systems technologies (see for example the "Related works" sections of Kim et al.<sup>30</sup> and Tan et al.<sup>22</sup>). New technologies present new challenges for programming heterogeneous systems. Indeed, the most important challenge is the widening gap between GPU computing speed, CPU computing speed, and data transfer speed (PCIe and inter-node network). From 2010 to 2019, one CPU's double-precision floating-point calculation speed increased from 30GFlops to 1TFlops while one GPU's speed from 250GFlops to 7TFlops,<sup>22</sup> forcing the software developer to deal with the new need to implement strategies that favor an appropriate load balancing to prevent the resources from being idle. Regarding the work done with the same goal in more recent technological contexts, the following two papers are worth mentioning.

In Kim et al.,<sup>30</sup> SnuHPL is described. It is an optimized HPL-based benchmark for modern clusters with inter-node heterogeneity (different GPUs on different nodes). A performance model is used to optimize SnuHPL execution generating information about the best data distribution for a given cluster configuration by considering computing power, memory capacity, and network performance. In the first intentions of the authors, SnuHPL should have been only an open-source HPL implementation optimized enough even for a cluster of modern homogeneous GPUs, just later did they make it a tool capable of adapting its executions, in terms of data and load distribution of work, to distributed memory systems with non-homogeneous GPUs. SnuHPL takes the data distribution generated by its data distribution generation framework that consists of a performance profiler, SnuHPL simulator, and a greedy heuristic generation algorithm. The SnuHPL Performance profiler samples various performance

parameters of the cluster from which the SnuHPL simulator determines the information about data distribution. However, if SnuHPL can adapt its execution on non-heterogeneous systems, it does not seem to be able to use all the system computational resources (CPUs and GPUs).

In Guangming Tan et al.,<sup>22</sup> a reformulation of the *LU* decomposition algorithm is described which better implements strategies for the overlapping of computations and communications phases where CPU-GPU data transfers use a PCIe-based bus. In particular, considering that the major part of such an algorithm proceeds multiple iterations of four consecutive steps—panel factorization (PF), panel broadcast (PB), row swapping (RS), trailing-matrix updating (TU)—on the matrix A in a blocking-by-blocking way, the authors implement and evaluate four different heterogeneous algorithms that organize such steps in diverse pipelines that try to optimize overlapping actions.

In addition to the two above-listed papers, it is also worth mentioning the recent effort spent on deploying rocHPL,<sup>31</sup> AMD's open-source implementation of the HPL benchmark targeting accelerated node architectures designed for exascale systems such as the Frontier supercomputer.<sup>21</sup> That implementation of the original HPL benchmark leverages the AMD GPU accelerators on the node via AMD's ROCm platform, runtime, and toolchains. The rocHPL code is written using the HIP programming language and are based on linear algebra routines highly optimized for AMD's latest discrete GPUs available from the rocBLAS math library.<sup>32</sup>

Together with Tan et al.,<sup>22</sup> we advocate that it is time for the community to release a new version of the Linpack benchmark for the CPU-GPU heterogeneous architecture. Therefore, in a context confirming the community's interest in the Linpack benchmark and its evolution, this work aims to lay the groundwork for a Linpack-like benchmark that can make the most of the heterogeneity of the computing systems with solutions that:

- 1. use both the CPUs and GPUs present on the individual nodes,
- 2. exploit all the most performing communications channels available,
- employ CUDA-Aware (or more generally GPU-aware) messages passing library and innovative BLAS implementations (for example, the Software for Linear Algebra Targeting Exascale (SLATE) library<sup>33</sup>) or innovative approaches that can use a reformulation of the problem (1) no longer relying just on the LU decomposition (in the example, the HPL-MxP Mixed-Precision Benchmark<sup>5</sup>).

#### 3 | THE "SCHUR COMPLEMENT"-BASED REFORMULATION OF A LINEAR EQUATION SYSTEM

The Schur complement is a fundamental and versatile tool in mathematical research and applications.<sup>34</sup> It can be considered a fundamental tool for the analysis and solution of the so-called *"Saddle Point Problem"* which arises in a wide variety of technical and scientific applications. For example, the ever-increasing popularity of mixed finite element methods in engineering fields such as fluid and solid mechanics has been a major source of saddle point systems. Another reason for this surge in interest is the extraordinary success of interior point algorithms in both linear and nonlinear optimization, which require at their core the solution of a sequence of systems in saddle point form.<sup>35</sup>

Suppose  $n_1$ ,  $n_2$  are non-negative integers, and suppose  $A_{11}$ ,  $A_{12}$ ,  $A_{21}$ ,  $A_{22}$  are respectively  $n_1 \times n_1$ ,  $n_1 \times n_2$ ,  $n_2 \times n_1$ , and  $n_2 \times n_2$  matrices. Let

$$A = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix},$$
 (3)

so that A is a  $n \times n$  matrix,  $n_1 \leq n$  and  $n_2 = n - n_1$ .

If  $A_{11}$  is invertible, the Schur complement of the block  $A_{11}$  of the matrix A is the  $n_2 \times n_2$  matrix S defined by

$$S = A/A_{11} := A_{22} - A_{21}A_{11}^{-1}A_{12}.$$
(4)

The Schur complement arises naturally in solving a system of linear equations such as

$$A = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} = \begin{bmatrix} y_1 \\ y_2 \end{bmatrix}.$$
(5)

Assuming that the sub-matrix  $A_{11}$  is invertible, we can eliminate  $x_1$  from the equations, as follows.

$$x_1 = A_{11}^{-1}(y_1 - A_{12}x_2).$$
(6)

Substituting this expression into the second equation yields

$$(A_{22} - A_{21}A_{11}^{-1}A_{21})x_2 = y_2 - A_{21}A_{11}^{-1}y_1.$$
<sup>(7)</sup>

4 of 19

**Algorithm 1.** The "Schur complement"-based algorithm for the linear system Ax = y solution

1: p	rocedure SchurComplementSolution(A, y, x)	
2:	Input: A, y	
3:	Output: x	
4:	$L_{A_{11}}, U_{A_{11}} \leftarrow Compute LU factorization of A_{11}$	▷ Task n. 1. $O\left(\frac{2}{3}n_1^3 - \frac{1}{2}n_1^2\right)$
5:	$z \leftarrow \text{Solve } A_{11}z = y_1 \text{ by mean of } L_{A_{11}} \text{ and } U_{A_{11}}$	▷ Task n. 2. $O(2n_1^2)$ . See Equation (8)
6:	$E \leftarrow \text{Solve } A_{11}E = A_{12}$ by mean of $L_{A_{11}}$ and $U_{A_{11}}$	▷ Task n. 3. $O(2n_1^2n_2)$ . See Equation (4)
7:	$w \leftarrow \text{Compute the BLAS2 product } w = y_2 - A_{21}z$	▷ <b>Task n. 4</b> . $O(n_2(n_1 + 1))$ . See Equation (8)
8:	$S \leftarrow \text{Compute the BLAS3 product } S = A_{22} - A_{21}E$	▷ <b>Task n. 5</b> . $O(n_2^2(n_1 + 1))$ . See Equation (4)
9:	$L_s, U_s \leftarrow \text{Compute LU factorization of } S$	▷ Task n. 6. $O\left(\frac{2}{3}n_2^3 - \frac{1}{2}n_2^2\right)$
10:	$x_2 \leftarrow \text{Solve } Sx_2 = w \text{ by mean of } L_S \text{ and } U_S$	▷ Task n. 7. $O(2n_2^2)$ . See Equation (8)
11:	$u \leftarrow \text{Compute the BLAS2 product } u = y_1 - A_{12}x_2$	▷ <b>Task n. 8</b> . $O(n_1(n_2 + 1))$ . See Equation (9)
12:	$x_1 \leftarrow \text{Solve } A_{11}x_1 = u$ by mean of $L_{A_{11}}$ and $U_{A_{11}}$	▷ Task n. 9. $O(2n_1^2)$ . See Equation (9)
13: e	nd procedure	

We refer to this as the reduced equation obtained by eliminating  $x_1$  from the original equation. The matrix appearing in the reduced equation is the Schur complement S of the block  $A_{11}$ :

Solving the reduced equation, we obtain

$$x_2 = S^{-1} (y_2 - A_{21} A_{11}^{-1} y_1).$$
(8)

Substituting this into the first equation yields

$$\begin{aligned} x_1 &= \left(A_{11}^{-1} + A_{11}^{-1}A_{12}S^{-1}A_{21}A_{11}^{-1}\right)y_1 - A_{11}^{-1}A_{12}S^{-1}y_2 \\ &= A_{11}^{-1}\left[\left(y_1 + A_{12}S^{-1}A_{21}A_{11}^{-1}y_1\right) - A_{12}S^{-1}y_2\right] \\ &= A_{11}^{-1}\left[y_1 - A_{12}S^{-1}\left(y_2 - A_{21}A_{11}^{-1}y_1\right)\right] \\ &= A_{11}^{-1}\left(y_1 - A_{12}x_2\right). \end{aligned}$$
(9)

From Equations (8) and (9) and from definition (4) follows that the solution of linear systems in Equation (1) can be solved by the procedure described in Algorithm 1 where A, x, and y are defined as in (5).

Concerning the Algorithm 1 we can observe that:

- 1. if A and  $A_{11}$  are nonsingular, then also  $S = A/A_{11}$  is nonsingular (see Theorem 1.2 in Zhang<sup>34</sup>). Then, Algorithm 1 is applicable if  $A_{11}$  is nonsingular;
- the Schur complement S is explicitly formed. Numerical instabilities may be a concern when forming S, especially when A<sub>11</sub> is ill-conditioned (see section 5 in Benzi et al.<sup>35</sup>);
- the approach used seems to be particularly attractive because of its block-based formulation because each operation can be computed on different computational devices (CPUs and GPUs) depending on the computational cost and also considering that some operations (differently from what happens in the case of algorithms based on the LU decomposition which is strongly recursive) are independent of the others;

where  $n_2 = n - n_1$  and the  $O(\cdot)$  represents the computational cost (i.e., the order of magnitude of the number of floating point operations).

## 4 | THE BENCHMARK IMPLEMENTATION AND EVALUATION

#### 4.1 | The Benchmark implementation details

This section describes the strategies used in the implementation of Algorithm 1. These strategies, which are at the basis of the choice of which computing device (CPUs or GPUs) to use in the allocation of each task, must take into account:

- 1. the dependency between tasks,
- 2. the computational cost of each task,

# 6 of 19 WILEY

CARRACCIUOLO ET AL.



#### FIGURE 2 Tasks dependency diagram.





- 3. the balancing of the total computational load on computing devices,
- the numbers and dimensions of communications needed to guarantee the availability of the task input data on the allocated computational devices,
- 5. to preserve, as far as possible, the locality of the data, that is, data retention on allocation devices.

Regarding point 1 of the above list, Figure 2 depicts the Dependency Diagram of the tasks listed in Algorithm 1 from which we can observe that some tasks can be considered independent from the others and suggesting what of them can be executed, eventually in a concurrent way, on the different computational resources (CPUs and GPUs) of the systems.

Under the assumption that  $n_1 < n_2$ , and to account for their dependencies, computational costs, and data locality (see points 1, 2, and 5), the mapping of the tasks described in Table 1 is considered: tasks with higher computational costs are mapped on GPU also in consideration of the required data exchange between CPUs and GPUs (see point 4).

If the mapping of the tasks described in Table 1 is adopted, the two computing parts of the systems (CPUs and GPUs) share the total computational cost of the Algorithm 1 CompCost<sup>Schur</sup> = CompCost<sup>Schur</sup><sub>CPU</sub> + CompCost<sup>Schur</sup><sub>GPU</sub> where:

$$CompCost^{Schur}_{CPU} = O\left(\underbrace{\frac{2}{3}n_1^3 - \frac{1}{2}n_1^2}_{T_1} + \underbrace{2n_1^2}_{T_2} + \underbrace{n_2(n_1+1)}_{T_4} + \underbrace{2n_1^2}_{T_9}\right)$$

$$= O(n_1^3),$$
(10)

$$CompCost^{Schur}_{GPU} = O\left(\underbrace{2n_1^2n_2}_{T_3} + \underbrace{n_2^2(n_1+1)}_{T_5} + \underbrace{\frac{2}{3}n_2^3 - \frac{1}{2}n_2^2}_{T_6} + \underbrace{2n_2^2}_{T_7} + \underbrace{n_1(n_2+1)}_{T_8}\right)$$

$$= O(n_2(n_2^2 + n_1^2)).$$
(11)

To evaluate how the values of  $n_1$  and  $n_2$  could condition the balance of the computational load between CPU and GPU (see point 3), we have to consider that balance can be expressed as



Trend of  $\Gamma(\alpha_{CPU})$  as a function of  $\alpha_{CPU}$ 



**FIGURE 3** The trend of the function  $\Gamma(\alpha_{CPU})$  in Equation (15).



where  $NCores_{CPU}$  and  $NCores_{GPU}$  represent respectively the number of cores of CPUs and GPUs, and where  $NClock_{CPU}$  and  $NClock_{GPU}$  are the number of theoretical flops per second executed respectively by one of the CPUs and GPUs core.

Using (10) and (11), the relation (12) is valid if and only if

$$O\left(\frac{n_1^3}{n_2(n_2^2+n_1^2)}\right) \approx O\left(\frac{\mathsf{N}\mathsf{Cores}_{\mathsf{CPU}}\mathsf{N}\mathsf{Clock}_{\mathsf{CPU}}}{\mathsf{N}\mathsf{Cores}_{\mathsf{GPU}}\mathsf{N}\mathsf{Clock}_{\mathsf{GPU}}}\right). \tag{13}$$

If  $n_1$  is defined in terms of a fraction of n, that is,

$$n_1 = \alpha_{CPU} n, \tag{14}$$

then Equation (13), can be rewritten as:

$$O\left(\underbrace{\frac{\alpha_{CPU}^{3}}{(1-\alpha_{CPU})\left[(1-\alpha_{CPU})^{2}+\alpha_{CPU}^{2}\right]}}_{\Gamma(\alpha_{CPU})}\right)\approx O\left(\underbrace{\frac{NCores_{CPU}NClock_{CPU}}{NCores_{GPU}NClock_{GPU}}}_{F_{Sys}(NCores_{*},NClock_{*})}\right).$$
(15)

so, computational load balance depends just from  $\alpha_{CPU}$ , where  $0 < \alpha_{CPU} < 1$ , and from computing system features. In Figure 3 the trend of the function  $\Gamma(\alpha_{CPU})$  in Equation (15) is shown.

It is noteworthy that the relation 15 can be used to determine, starting from the characteristics of the computing resources and the problem dimension n, the value of  $n_1$  which should be able to guarantee the balancing of the computational load (see Section 4.3 for an example of usage).





FIGURE 4 Tasks allocation on a distributed memory computing infrastructure.

We note that the execution of the BLAS operations related to each task can be performed by versions of the BLAS library that are optimized for each computing infrastructure. For example, if a cluster of computing nodes equipped with some GPUs is used, each task can be performed by a Distributed Memory based BLAS library (i.e., ScaLAPACK,<sup>36</sup> SLATE,<sup>33</sup> PETSc,<sup>37</sup> etc.): in such case, the allocation of the tasks to the CPUs or GPUs devices is intended that *"the local part Task x.p"* of Task *x* is assigned, that is, on each node, is set the computation on the local data of the same task (see Figure 4).

To define the amount of communications needed by tasks allocations (see point 4 above), we note that:

- one communication is needed, at the end of task 1, to send to the GPU (task 3) the factorization of A<sub>11</sub>. The order of the data amount to be sent is O(n<sup>2</sup><sub>1</sub>)),
- one communication is needed, at the end of task 4, to send to the GPU (task 7) the vector w. The order of the data amount to be sent is O(n<sub>2</sub>)),
- one communication is needed, at the end of task 8, to send to the CPU (task 9) the vector u. The order of the data amount to be sent is O(n<sub>1</sub>)),

So, if input data is already available on computing devices, just three communications are performed (between GPU and CPU) for a total of **CommCost**<sup>Schur</sup><sub>CPU→GPU</sub> data transferred where

$$CommCost_{CPU \leftrightarrow GPU}^{Schur} = O(n_1^2 + n).$$
(16)

However, it's important to observe that other communications can be hidden in the implementations of the BLAS operations of each task: for example, in the BLAS implementations for distributed memory systems where the exchange of messages takes place by not CUDA-Aware libraries (see next subsection for a definition of CUDA-Aware Message Passing Library).

The time *CommTime<sup>Schur</sup><sub>CPU↔GPU</sub>* spent during data transfer between GPU and CPU could be modeled as:

$$CommTime_{CPU \leftrightarrow GPU}^{Schur} = \frac{CommCost_{CPU \leftrightarrow GPU}^{Schur}}{BW_{CPU \leftrightarrow GPU}},$$
(17)

where **BW**<sub>CPU+GPU</sub> represents the bandwidth (i.e., the amount of data transferred per second) of the data transfer channel between CPU and GPU. To define a model of performance for Algorithm 1 able to give indications about its performance in terms of the number of floating point

operations per second, we propose the Theoretical Sustainable Performance  $TSP(n, \alpha_{CPU}, NCores_*, NClock_*)$  metric defined as:

$$TSP(n, \alpha_{CPU}, NCores_*, NClock_*) = \underbrace{\frac{CompCost^{Schur}}{CompCint_{CPU \leftrightarrow GPU}}}_{Estimated execution time},$$
(18)

where  $CompTime^{Schur} = CompTime^{Schur}_{CPU} + CompTime^{Schur}_{GPU}$ . Equation (18) can be used (see Section 4.3 for an example of use) to "predict" performance starting from the characteristics of the computing resources  $NCores_*, NClock_*$ , from the problem dimension n and the value of  $n_1$  (defined by  $\alpha_{CPU}$ ).

# Applications Middleware OpenMPI UCX RDMA NVIDIA CUDA TCP OS Drivers (CUDA, GPUDirect RDMA, GDRCopy) Hardware

**FIGURE 5** The layered architecture of computing resource.

#### 4.2 The Benchmark evaluation details

In this sub-section, we describe the computing environment used during evaluation tests of Algorithm 1 implementation.

We utilized a heterogeneous computational resource<sup>38,39</sup> equipped with 128 GPUs and approximately 1600 physical cores distributed across 32 nodes. These nodes are interconnected using InfiniBand and NVLink technologies.

The architecture of the computing resources can be depicted as a set of multiple layers (Figure 5). The highest layer of the architecture consists of the application layer which is exposed to users. The lowest one consists of hardware resources and comprises 32 computing nodes. In particular, it provides 1) 128 NVIDIA Volta GPUs and about 1600 physical cores (from Intel Gen 2 Xeon Gold CPUs) distributed on 32 nodes whose connections are based on InfiniBand<sup>40</sup> and NVLink2<sup>41</sup> technologies. The efficient use of cluster technologies is made possible by a software layer interposed between the lowest and the highest levels, namely the middle-ware, which is based on a combination of the following technologies:

- 1. OpenFabrics Enterprise Distribution (OFED)<sup>42</sup> that makes available drivers and libraries needed by the Mellanox InfiniBand network cards.
- 2. CUDA Toolkit<sup>43</sup> that makes available drivers, libraries, and development environments enabling NVIDIA GP-GPU usage.
- 3. "MPI-CUDA aware"<sup>44</sup> implementation of OpenMPI<sup>45</sup> through the UCX open-source framework.<sup>46</sup>

Bandwidth and latency in message exchange among processes are critical factors that hinder the full utilization of GPU potential.

In addressing this challenge, NVIDIA has introduced two important technologies: CUDA Inter-Process Copy (IPC)<sup>47</sup> and GPUDirect Remote Direct Memory Access (RDMA).<sup>48</sup> These technologies are designed for intra- and inter-node GPU process communications and are particularly valuable for InfiniBand-based clusters. Additionally, for optimizing inter-node GPU-to-GPU communications for small messages, NVIDIA offers NVIDIA gdrcopy.<sup>49</sup> To integrate these technologies with communication libraries (i.e., OpenMPI), we used the UCX open-source framework. UCX is a communication framework optimized for modern, high-bandwidth, low-latency networks. It exposes a set of abstract communication primitives that automatically choose the best available hardware resources. Supported technologies include RDMA (both InfiniBand and RoCE), TCP, GPU, shared memory, and atomic network operations.

Table 2 shows the hardware and software features of the cluster nodes.

All the BLAS operations listed in Algorithm 1 are using the SLATE library procedures. The SLATE (Software for Linear Algebra Targeting Exascale) library is actively under development to provide essential capabilities for dense linear algebra on current and future distributed high-performance systems. This includes systems based on both CPU+GPU or just on CPU. SLATE will provide coverage of existing ScaLAPACK functionality, including the parallel BLAS and the solution of the linear systems using LU and Cholesky. In this respect, it will serve as a replacement for ScaLAPACK, which after two decades of operation, cannot adequately be retrofitted for modern accelerated architectures. SLATE uses modern techniques such as communication-avoiding algorithms, look-ahead panels to overlap communication and computation, and task-based scheduling, along with a modern C++ framework.<sup>33</sup>

While the BLAS operations provided by SLATE can be utilized on Distributed Memory computing platforms, they lack strategies to fully exploit the heterogeneous capabilities of nodes by simultaneously leveraging both CPUs and GPUs. The SLATE procedures offer a CPU execution mode that can be specified using the macro called execution target: if such target is defined as slate::Target::HostTask, the execution will happen on the CPUs (cores) using OpenMP tasks<sup>50</sup> allowing the exploitation of the multicore architecture of modern computing nodes.

#### 4.3 | The benchmark evaluation results

In this sub-section, we illustrate some results about the evaluation of the implementation of Algorithm 1 in the software module schur\_solve. The developed module schur\_solve uses the modules offered by the SLATE library and uses double precision floating point number (i.e., sizeof(float) = 8).

WILEY 9 of 19

**TABLE 2** Hardware and Software specs of cluster nodes. Please note that the value of data bandwidth was obtained by the CUDA bandwidthTest utility.

10 of 19

Number of nodes	32
InfiniBand NIC type per node	Mellanox MT28908 [ConnectX-6]
Processor type per node	Intel Xeon Gold 6240R CPU@2.40GHz
Number of cores per node ( <i>NCores<sup>PerNode</sup></i> )	48
Number of GPUs per node	4
OS	Linux CentOS 7
InfiniBand Drive	NVIDIA MLNX_OFED 5.3-1.0.0.1
Infiniband Firmware	20.27.6106
CUDA driver & Runtime version	11.1
CUDA Capability Major/Minor version number	7.0
NVIDIA GPUDirect-RDMA	1.1
NVIDIA gdrcopy	2.2
UCX	1.10.0
MPI Distribution	Open MPI 4.1.0rc5
SLATE	Version 2021.05.02
BLAS Distribution	Intel MKL 2021.1.1
GPU Device Type	Tesla V100-SXM2-32GB
The total amount of global memory	32510 MBytes (34089730048 bytes)
(80) Multiprocessors, (64) CUDA Cores/MP	5120 CUDA Cores
GPU Max Clock rate	1530 MHz (1.53 GHz)
UCX Configurations	UCX_NET_DEVICES=mlx5_0:1
	UCX_IB_GPU_DIRECT_RDMA=yes
	UCX_TLS=cuda_ipc,cuda_copy,ib
GPU Theoretical Peak Performance per Node	
$PP_{GPU} = NClock_{GPU} * NCores_{GPU}^{PerNode}$	$\underbrace{1.53}_{\textit{NClock}_{GPU}} * \underbrace{4*5120}_{\textit{NCree}_{GPU}^{PerrNode}} \qquad GFlops \approx 31.2 \text{ TFlops}$
CPU Theoretical Peak Performance per Node	
$PP_{CPU} = NClock_{CPU} * NCores_{CPU}^{PerNode}$	$\underbrace{2.40}_{\text{NClock}_{CPU}} * \underbrace{48}_{\text{NCores}_{CPU}} \text{GFlops} \approx 0.12 \text{ TFlops}$
The bandwidth of the communication channel between the CPU and GPU	12.5 GB/s sizeof(float)
(number of floats per second) $BW_{CPU \leftrightarrow GPU}$	
Data bandwidth was obtained by the CUDA bandwidthTest utility	

As a term of comparison, we also show the results related to the execution of the SLATE module slate::gesv which performs the solution of linear system 1 exclusively using CPU or GPU and whose computational cost is  $CC^{LUBased} = O\left(\frac{2}{3}n^3 - \frac{1}{2}n^2\right)$ .

In Figures 6–8, we show the results of module schur\_solve executed on some nodes of the described cluster: the number of total MPI tasks is 4P where P is the number of involved nodes, the number  $N_{OpenMPTasks}$  of the OpenMP tasks used for CPU execution of SLATE procedures is fixed to be  $N_{OpenMPTasks} = 12$ . Then the value for  $F_{Sys}(NCores_*, NClock_*)$  in (15) is:

.....

$$F_{Sys}(NCores_*, NClock_*) = \underbrace{\frac{\overbrace{4 * P * 12}^{NCores_{CPU}} * 2.48}{\underbrace{4 * P * 5120}_{NCores_{CPU}} * 1.53}}_{interval}$$
(19)
$$= \frac{12 * 2.48}{5120 * 1.53}.$$



**FIGURE 6** Tests results, NB = 500: The Execution Time T(P, n) (A), The Scaled Execution Time T(P, Pn) (B), Speed-Up S(P, n) (C), Scaled Speed-Up SS(P, n) (D), the Sustained Performance SP(P, n) (E), the Scaled Sustained Performance SP(P, Pn) (F), the fraction of Peak Performance SPF(P, n) (G), and the Scaled fraction of Peak Performance SPF(P, Pn) (H). Red, green, and blue lines respectively represent the Implementation of the Schur-Based algorithm, slate::gesv on GPU, and slate::gesv on CPU test results.



FIGURE 7 Tests results, NB = 1000: The Execution Time T(P, n) (A), The Scaled Execution Time T(P, Pn) (B), Speed-Up S(P, n) (C), Scaled Speed-Up SS(P, n) (D), the Sustained Performance SP(P, n) (E), the Scaled Sustained Performance SP(P, Pn) (F), the fraction of Peak Performance SPF(P, n) (G), and the Scaled fraction of Peak Performance SPF(P, Pn) (H). Red, green, and blue lines respectively represent the Implementation of the  $\textit{Schur-Based algorithm}, \verb+slate::gesv \textit{ on GPU}, \verb+and slate::gesv \textit{ on CPU test results}.$ 



FIGURE 8 Tests results, NB = 2000: The Execution Time T(P, n) (A), The Scaled Execution Time T(P, Pn) (B), Speed-Up S(P, n) (C), Scaled Speed-Up SS(P, n) (D), the Sustained Performance SP(P, n) (E), the Scaled Sustained Performance SP(P, Pn) (F), the fraction of Peak Performance SPF(P, n) (G), and the Scaled fraction of Peak Performance SPF(P, Pn) (H). Red, green, and blue lines respectively represent the Implementation of the Schur-Based algorithm, slate::gesv on GPU, and slate::gesv on CPU test results.

It follows, from (15) and (19), that to get computational load balance, a good choice for  $\alpha_{CPU}$  (and then of  $n_1$ ) should be such that  $O(\Gamma(\alpha_{CPU})) = 10^{-3}$ . From Figure 3, we can observe that it happens when  $0.06 < \alpha_{CPU} < 0.18$  (see the zoomed part of the plot).

The tests, which have the main aim to verify the scalability of Algorithm 1 implementation, are performed using different values for SLATE block dimension *NB* which is used by SLATE to distribute matrices over a distributed memory computational resource.<sup>51</sup>

Plots in Figures 6–8 show:

T(P, n): The execution time (in seconds) of the module schur\_solve as a function of the number P of nodes for some values of n; S(P, n): The Speed-Up of the execution as a function of the number P of nodes for some values of n. So,

$$S(P,n) = \frac{T(1,n)}{T(P,n)};$$

SS(P, n): The Scaled Speed-Up of the execution as a function of the number P of nodes for some values of n. So,

$$SS(P,n) = \frac{PT(1,n)}{T(P,Pn)};$$

*SP*(*P*, *n*): The Sustained Performance (expressed in TeraFLOPS) obtained during the execution as a function of the number *P* of nodes for some values of *n*. It represents the number of Floating Point operations *CC*(*n*) executed by an algorithm in a time range, that is

$$SP(P,n) = \frac{CC(n)}{T(P,n)};$$

SPF(P, n): The fraction of Peak Performance obtained during the execution as a function of the number P of nodes for some values of n. So,

$$SPF(P, n) = \frac{SP(P, n)}{PP(P)}$$

where PP(P) is the Peak Performance of P nodes when for each node all four GPU devices and all the CPU cores are considered where

$$PP(P) = (PP_{GPU} + PP_{CPU})P.$$

See Table 2 for the considered values of  $PP_{CPU}$  and  $PP_{GPU}$ .

The following values for *n* are considered: n = 86,000 (strong scalability tests<sup>52</sup>), n = 30,000 \* P (weak scalability<sup>52</sup> tests). For all the tests, the values  $n_1 = 2000$  (strong scalability tests) and  $n_1 = 2000 * P$  (weak scalability tests) are considered in line with the considerations previously made about better choices for  $\alpha_{CPU}$ .

From Figures 6-8 we can note that:

- weak scalability tests seem to confirm behavior already described in the ancestor of SLATE named DPLASMA<sup>53</sup> (for example, lines in Figures \*-(F) show a similar trend to those in fig. 7 in Bosilca et al.<sup>53</sup>);
- the role of the blocking factor NB is decisive in obtaining performance. The most appropriate value of this parameter (in this specific case NB = 1000) makes it possible to reduce the time for solving the problem by up to 50% (i.e., see Figures \*-(A) and \*-(B));
- the implementation of the Schur-Based algorithm (the software module schur\_solve) seems to be less sensitive to the variations of values for parameter NB;
- times to solution and speed-up values of the software module schur\_solve are similar (and in the case of MB = 500 better) than those obtained with the module slate::gesv executed on GPUs;
- in case the metrics relating to the number of operations per unit of time are considered, the module schur\_solve does not get the same performance as the module slate::gesv executed on the GPU. This could be because the number of operations *CC<sup>LUBased</sup>* performed by the former could be different than that of operations *CC<sup>Schur</sup>* performed by the latter.

About the fraction of Peak Performance, please note that the performance percentages reported by the Top500 are related to the performance measurement  $R_{max}$  which is obtained using the largest problem size  $n_{max}$  fitting memory of the computing system.<sup>2</sup>

Intending to use the proposed new benchmark implementation similarly to the one already used to draw up the Top500, we have identified, for different  $\alpha_{CPU}$  the value of the largest problem size  $n_{max}(1)$  on one nodes, then the value of  $n_{max}(P)$  is obtained scaling  $n_{max}(1)$  by the following rule  $n_{max}(P) = n_{max}(1)\sqrt{P}$ .

CARRACCIUOLO ET AL

**TABLE 3** Execution time T(P, n) and Sustained Performance SP(P, n) for some values of  $\alpha_{CPU}$ . The value of  $n_{max}(P)$  is obtained by scaling the value of the largest problem size  $n_{max}(1)$  on P = 1 node by the following rule  $n_{max}(P) = n_{max}(1)\sqrt{P}$ .

		$\alpha_{CPU} = 0.10$				$\alpha_{CPU} = 0.20$			$\alpha_{CPU} = 0.40$				
Р	PP(P)	$n_{\max}(P)$	<i>n</i> <sub>1</sub>	T(P, n)	SP(P, n)	$n_{\max}(P)$	<i>n</i> <sub>1</sub>	T(P, n)	SP(P, n)	$n_{\max}(P)$	<i>n</i> <sub>1</sub>	T(P, n)	SP(P, n)
1	31.56	130,000	13,000	845	1.52	150,000	30,000	1100	1.65	181,000	81,000	1730	1.82
4	126.26	260,000	26,000	1940	5.31	300,000	60,000	2490	5.84	362,000	162,000	3220	7.81
16	505.04	520,000	52,000	3950	20.85	600,000	120,000	4870	23.89	725,000	325,000	6670	30.31



**FIGURE 9** *"Heatmap"* of the Theoretical Sustainable Performance  $TSP(P, n(P), \alpha_{CPU})$  as a function of  $\alpha_{CPU}$  and P for different values of the problem dimension on one node n(1). The value of problem dimension n(P) on P nodes is scaled according to the following rule  $n(P) = n(1)\sqrt{P}$ .

In Table 3 the Execution Time  $T(P, n_{max}(P))$  and the Sustained Performance  $SP(P, n_{max}(P))$  are shown for the values of  $n_{max}(P)$  already identified. The results listed in Table 3 confirm the very low fraction of Peak Performance obtained using the described implementation of Algorithm 1. Yet Algorithm 1 should be able to achieve performances very close to the peak ones (see Figures 9 and 10). Such figures show respectively

- the Theoretical Sustainable Performance TSP(P, n(P), α<sub>CPU</sub>) (see Equation (18) that was evaluated using the computing system features listed in Table 2),
- 2. and the Theoretical Peak Performance Fraction  $TSPF(P, n(P), \alpha_{CPU}) = \frac{TSP(P, n(P), \alpha_{CPU})}{PP(P)}$  evaluated using the same features above,

as a function of  $\alpha_{CPU}$  and P for different values of problem dimension on one node n(1) (the value of problem dimension n(P) on P nodes is scaled according to the same rule used above). From both the Figures 9 and 10, it turns out that for small values of  $\alpha_{CPU}$  (i.e., where  $\alpha_{CPU} < 0.15$ ) the proposed algorithm based on Schur reformulation of the problem (1) could exploit a very big fraction of the Peak Performance.

The low level of performance could potentially be attributed to implementation issues. Identifying such problems, carrying out profiling of the developed software module schur\_solve, could be useful. For this reason, thanks to the use of the tool nvprof available in the CUDA Toolkit, a representation of this profiling has been generated (see Figure 11). The figure represents the profiling data of one of the four MPI tasks executed on one node to solve a problem whose dimensions are n = 130,000 and  $n_1 = 13,000$ , and where each MPI task uses  $N_{OpenMPTasks} = 2$  OpenMP threads.



**FIGURE 10** *"Heatmap"* of the Theoretical Peak Performance Fraction TSPF(P, n(P),  $\alpha_{CPU}$ ) as a function of  $\alpha_{CPU}$  and P for different values of the problem dimension on one node n(1). The value of problem dimension n(P) on P nodes is scaled according to the following rule  $n(P) = n(1)\sqrt{P}$ .



cubiasGemvTensorBatched<double> (double> (double> (double) const >, cubiasGemvTensorBatched<double) (double> (double) (d

**FIGURE 11** Profile of the implementation of Algorithm 1 visualized by the NVIDIA Visual Profiler (A) and Summary of GPU activities (B). The figure represents the profile data, obtained by the nvprof tool, of one of the four MPI tasks executed on one node to solve a problem where  $n = 130,000, n_1 = 13,000$ . Each MPI task uses  $N_{OpenMPTasks} = 2$  OpenMP threads.

The profiling view (see Figure 11A) reveals that a significant portion of the execution time (see the time range highlighted by the green box) was spent not in computing or CPU-GPU communication actions but in some other action type that seems related to memory access and/or management (see the very big number of calls to the CUDA driver function cuPointerGetAttributes). The Summary of GPU activities (see Figure 11B) demonstrates a relatively well-balanced distribution between computational and communication activities on the GPU, with a slight prevalence of the latter.

It's important to investigate these implementation issues, considering that many intricate details are concealed within the procedures of the SLATE library upon which the described implementation is built.

## 5 | CONCLUSIONS AND FUTURE WORK

This work outlines our initial efforts in designing a new Linpack-like Benchmark, based on the Schur Complement reformulation of the solution of a linear equation system, useful to evaluate the performance of Heterogeneous Computing Resources.

Our objective is not to develop a plan to replace the legacy HPL benchmark, which serves as the de facto standard for evaluating HPC platforms. Nonetheless, there seems to be a very heated discussion on the opportunity to supplement historical benchmarks with new tools capable not only of responding better to the availability of new technology but also of being more representative of the real system workloads (i.e., benchmarks based on sparse solvers). Therefore, this work has the objective of trying to contribute to this discussion in the hope that this can be considered useful for a (re-)formulation, which is considered necessary by many, of the historically consolidated tools.

We provide in-depth insights into the implementation and evaluation, with a primary focus on performance scalability, of our revamped Linpack Benchmark. These details pertain to a computing environment based on multi-NVIDIA GP-GPUs nodes interconnected by an Infiniband network. However, it's worth noting that our proposed approach is adaptable to various accelerator technologies, such as ROCm for AMD GPUs<sup>32</sup> or oneAPI for Intel accelerators.<sup>54</sup> Test results reveal that the benchmark's performance is on par with tools that predominantly emphasize the computational aspect linked to the GPU.

We anticipate that by enhancing the distribution of tasks across computational components and addressing the aforementioned implementation issues, we can elevate the benchmark's quality in measuring the performance of heterogeneous systems, especially in the context of scientific computing. Additionally, we envision that further performance improvements can be realized through the comprehensive utilization of the potential offered by CUDA-aware (or more generally, GPU-aware) MPI implementations. Some of our future work will be dedicated to these endeavors.

#### ACKNOWLEDGMENTS

This work has been funded by the NextGenerationEU project (HPC National Center, Big Data and Quantum Computing, Italian Center for Super Computing (ICSC), Mission 4, Component 2, Investment 1.4) with project code CN\_00000013–CUP UNINA: E63C22000980007. This research used resources from the IBISCo Project Computing Facility available at the SCoPE Data Center of the University of Naples "Federico II".

#### CONFLICT OF INTEREST STATEMENT

The authors declare no potential conflict of interest.

#### DATA AVAILABILITY STATEMENT

The data that support the findings of this study are available from the corresponding author upon reasonable request.

#### ORCID

Luisa Carracciuolo D https://orcid.org/0000-0002-8521-1645 Valeria Mele D https://orcid.org/0000-0002-2643-3483

#### REFERENCES

- 1. Dongarra JJ. The evolution of mathematical software. Commun ACM. 2022;65(12):66-72. doi:10.1145/3554977
- Dongarra JJ, Luszczek P, Petitet A. The LINPACK benchmark: Past, present and future. Concurr Comput Pract Exp. 2003;15(9):803-820. doi:10.1002/cpe.728
- 3. The LINPACK 1000  $\times$  1000 benchmark program. http://www.netlib.org/benchmark/1000d
- 4. Petitet A, Whaley RC, Dongarra J, Cleary A. A Portable Implementation of the High-Performance Linpack Benchmark for Distributed-Memory Computers. https://www.netlib.org/benchmark/hpl/index.html
- 5. HPL-MxP mixed-precision benchmark. https://hpl-mxp.org/
- 6. Dongarra J, Sullivan F. Guest editors' introduction: The top 10 algorithms. Comput Sci Eng. 2000;2(1):22-23. doi:10.1109/MCISE.2000.814652
- Yamazaki I, Hoemmen M, Luszczek P, Dongarra J. Improving performance of GMRES by reducing communication and pipelining global collectives. 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE; 2017:1118-1127.

# 18 of 19 | WILEY-

- 8. Kwiatkowski J. Evaluation of parallel programs by measurement of its granularity. In: Wyrzykowski R, Dongarra J, Paprzycki M, Wasniewski J, eds. Parallel Processing and Applied Mathematics. Springer Berlin Heidelberg; 2002:145-153.
- 9. Heroux MA, Dongarra J. Toward a New Metric for Ranking High Performance Computing Systems. Sandia Report SAND2013-4744. Sandia National Laboratory; 2013.
- 10. Heroux MA, Dongarra J, Luszczek P. HPCG Benchmark: A New Metric for Ranking High Performance Computing Systems. Tech. Rep. UT-EECS-15-736. Electrical Engineering and Computer Science Department of the University of Tennessee; University of Tennessee; 2015.
- 11. Phillips E, Fatica M. A CUDA implementation of the high performance conjugate gradient benchmark. In: Jarvis SA, Wright SA, Hammond SD, eds. *High Performance Computing Systems. Performance Modeling, Benchmarking, and SimulationACM/IEEE International.* Springer International Publishing; 2015:68-84.
- 12. Bai Z, Hu D, Reichel L. A Newton basis GMRES implementation. IMA J Numer Anal. 1994;14(4):563-581. doi:10.1093/imanum/14.4.563
- 13. Hoemmen M. Communication-avoiding Krylov Subspace Methods. PhD thesis. University of California at Berkeley; 2010:AAI3413388.
- 14. Carracciuolo L, Mele V, Szustak L. About the granularity portability of block-based Krylov methods in heterogeneous computing environments. Concurr Comput Pract Exp. 2021;33(4):e6008. doi:10.1002/cpe.6008
- 15. Murli A, D'Amore L, Laccetti G, Gregoretti F, Oliva G. A multi-grained distributed implementation of the parallel block conjugate gradient algorithm. *Concurr Comput Pract Exp.* 2010;22(15):2053-2072. doi:10.1002/cpe.1548
- 16. The high performance conjugate gradients (HPCG) benchmark. https://www.hpcg-benchmark.org/
- 17. Laccetti G, Lapegna M, Mele V, Romano D, Murli A. A double adaptive algorithm for multidimensional integration on multicore based HPC systems. *Int J Parallel Prog.* 2012;40(4):397-409. doi:10.1007/s10766-011-0191-4
- Bertero M, Bonetto P, Carracciuolo L, Laccetti G. MedIGrid: A medical imaging application for computational Grids. Proceedings International Parallel and Distributed Processing Symposium. IEEE; 2003:1213457. doi:10.1109/IPDPS.2003.1213457
- 19. Carracciuolo L, Lapegna M. Implementation of a non-linear solver on heterogeneous architectures. *Concurr Comput Pract Exp.* 2018;30(24):e4903. doi:10.1002/cpe.4903
- 20. D'Amore L, Constantinescu E, Carracciuolo L. A scalable space-time domain decomposition approach for solving large scale nonlinear regularized inverse ill posed problems in 4D variational data assimilation. *J Sci Comput.* 2022;91(2):59. doi:10.1007/s10915-022-01826-7
- 21. The Top 500 List Website. https://www.top500.org/
- 22. Tan G, Shui C, Wang Y, Yu X, Yan Y. Optimizing the LINPACK algorithm for large-scale PCIe-based CPU-GPU heterogeneous systems. *IEEE Trans Parallel Distribut Syst.* 2021;32(9):2367-2380. doi:10.1109/TPDS.2021.3067731
- 23. Golub GH, Van Loan CF. Matrix Computations. 3rd ed. The Johns Hopkins University Press; 1996.
- 24. HPL-AI mixed-precision benchmark. https://icl.utk.edu/hpl-ai
- 25. The CUDA basic linear algebra subroutine library. https://docs.nvidia.com/cuda/cublas/
- 26. A GPU accelerated library for decompositions and linear system solutions for both dense and sparse matrices. https://docs.nvidia.com/cuda/cusolver/
- 27. Kudo S, Nitadori K, Ina T, Imamura T. Implementation and numerical techniques for One EFlop/s HPL-AI benchmark on Fugaku. 2020 IEEE/ACM 11th Workshop on Latest Advances in Scalable Algorithms for Large-Scale Systems (ScalA). IEEE; 2020:69-76.
- 28. Fatica M. Accelerating linpack with CUDA on heterogenous clusters. GPGPU-2. ACM. Association for Computing Machinery; 2009:46-51.
- 29. Fatica M, Ruetsch G. Optimization. In: Fatica M, Ruetsch G, eds. CUDA Fortran for Scientists and Engineers. Boston: Morgan Kaufmann; 2014:43-114.
- 30. Kim J, Kwon H, Kang J, Park J, Lee S, Lee J. SnuHPL: High performance LINPACK for heterogeneous GPUs. *ICS*'22. ACM. Association for Computing Machinery; 2022.
- Chalmers N, Kurzak J, McDougall D, Bauman PT. Optimizing high-performance linpack for exascale accelerated architectures. https://arxiv.org/abs/ 2304.10397
- 32. AMD ROCm Open Ecosystem. https://www.amd.com/en/graphics/servers-solutions-rocm
- 33. Gates M, Kurzak J, Charara A, YarKhan A, Dongarra J. SLATE: Design of a modern distributed and accelerated linear algebra library. International Conference for High Performance Computing, Networking, Storage and Analysis. Special Interest Group on High Performance Computing; 2019.
- 34. Zhang F. The Schur Complement and its Applications. Numerical Methods and Algorithms. Vol 4. Springer; 2005.
- 35. Benzi M, Golub GH, Liesen J. Numerical solution of saddle point problems. Acta Numer. 2005;14:1-137. doi:10.1017/S0962492904000212
- 36. The Scalable LAPACK Project. http://www.netlib.org/scalapack/
- $\label{eq:2.1} \textbf{37.} \quad \textbf{PETSc}, the \ \textbf{Portable}, \ \textbf{Extensible Toolkit for Scientific Computation}. \ \textbf{https://petsc.org}$
- Barone GB, Bottalico D, Carracciuolo L, et al. Designing and implementing a high-performance computing heterogeneous cluster. Proceedings of 2022 International Conference on Electrical. Computer and Energy Technologies (ICECET); 2022:1-6. doi:10.1109/ICECET55527.2022.9872709
- Carracciuolo L, Bottalico D, Michelino D, Sabella G, Spisso B. Benchmarking a high performance computing heterogeneous cluster. Parallel Processing and Applied Mathematics. Springer International Publishing; 2023:101-114. doi:10.1007/978-3-031-30445-3\_9
- 40. InfiniBand network standard. https://en.wikipedia.org/wiki/InfiniBand
- 41. Foley D, Danskin J. Ultra-performance pascal GPU and NVLink interconnect. IEEE Micro. 2017;37(2):7-17. doi: 10.1109/MM.2017.37
- 42. NVIDIA Mellanox OFED DOC. https://docs.mellanox.com/display/MLNXOFEDv531001/NVIDIA+MLNX\_OFED+Documentation+Rev+5.3-1.0.0.1
- 43. Nickolls J, Buck I, Garland M, Skadron K. Scalable Parallel Programming with CUDA. Queue. 2008;6(2):40-53. doi:10.1145/1365490.1365500
- 44. Kraus J. An introduction to CUDA-aware MPI. https://developer.nvidia.com/blog/introduction-cuda-aware-mpi/
- 45. Open MPI: Open source high performance computing. https://www.open-mpi.org/
- 46. Shamis P, Venkata MG, Lopez MG, et al. UCX: An open source framework for HPC network APIs and beyond. *IEEE 23rd Annual Symposium on High-Performance Interconnects*. IEEE; 2015:40-43.
- 47. Interprocess Communication—Programming Guide :: CUDA Toolkit DOC. https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html# interprocess-communication
- 48. GPUDirect RDMA-CUDA Toolkit DOC. https://docs.nvidia.com/cuda/gpudirect-rdma/index.html
- 49. Shi R, Potluri S, Hamidouche K, et al. Designing efficient small message transfer mechanism for inter-node MPI communication on InfiniBand GPU clusters. 21st International Conference on High Performance Computing (HiPC). IEEE; 2014:1-10.
- 50. OpenMP (Open Multi-Processing) Wikipedia Page. https://en.wikipedia.org/wiki/OpenMP

- 51. Gates M, Charara A, Kurzak J, et al. SLATE users' guide. SLATE Working Notes 10, ICL-UT-19-01. Innovative Computing Laboratory; University of Tennessee; 2020.
- 52. HPC Wiki-Scaling. https://hpc-wiki.info/hpc/Scaling#Strong\_or\_Weak\_Scaling
- 53. Bosilca G, Bouteiller A, Danalis A, et al. Flexible development of dense linear algebra algorithms on massively parallel architectures with DPLASMA. 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum. IEEE; 2011:1432-1441.
- $54. \ Intel one {\sf API Toolkits. https://www.intel.com/content/www/us/en/developer/tools/oneapi/toolkits.html and the approximate the second second$

How to cite this article: Carracciuolo L, Mele V, Sabella G. Toward a new linpack-like benchmark for heterogeneous computing resources. *Concurrency Computat Pract Exper.* 2023;e7962. doi: 10.1002/cpe.7962