










RESEARCH ARTICLE | OCTOBER 07 2024

# Comparing post-deposition and post-metallization annealing treatments on $\text{Al}_2\text{O}_3/\text{GaN}$ capacitors for different metal gates

F

Emanuela Schilirò ; Giuseppe Greco ; Patrick Fiorenza ; Salvatore Ethan Panasci ; Salvatore Di Franco ; Yvon Cordier ; Eric Frayssinet; Raffaella Lo Nigro ; Filippo Giannazzo ; Fabrizio Roccaforte 

 Check for updates

AIP Advances 14, 105109 (2024)

<https://doi.org/10.1063/5.0228323>



## Articles You May Be Interested In

Investigation of atomic layer deposition methods of  $\text{Al}_2\text{O}_3$  on  $n\text{-GaN}$

*J. Appl. Phys.* (February 2024)

Fermi level pinning in metal/ $\text{Al}_2\text{O}_3$ /InGaAs gate stack after post metallization annealing

*J. Appl. Phys.* (August 2015)

Impact of post metal annealing on gate work function engineering for advanced MOS applications

*AIP Conference Proceedings* (May 2016)

## AIP Advances

### Why Publish With Us?



**19 DAYS**  
average time  
to 1st decision



**500+ VIEWS**  
per article (average)



**INCLUSIVE**  
scope

[Learn More](#)



# Comparing post-deposition and post-metallization annealing treatments on Al<sub>2</sub>O<sub>3</sub>/GaN capacitors for different metal gates

Cite as: AIP Advances 14, 105109 (2024); doi: 10.1063/5.0228323

Submitted: 2 August 2024 • Accepted: 18 September 2024 •

Published Online: 7 October 2024



View Online



Export Citation



CrossMark

Emanuela Schilirò,<sup>1,a)</sup>  Giuseppe Greco,<sup>1</sup>  Patrick Fiorenza,<sup>1</sup>  Salvatore Ethan Panasci,<sup>1</sup>   
Salvatore Di Franco,<sup>1</sup>  Yvon Cordier,<sup>2</sup>  Eric Frayssinet,<sup>2</sup>  Raffaella Lo Nigro,<sup>1</sup>   
and Fabrizio Roccaforte<sup>1</sup> 

## AFFILIATIONS

<sup>1</sup> Consiglio Nazionale delle Ricerche - Istituto per la Microelettronica e Microsistemi (CNR-IMM), Strada VIII 5, Zona Industriale, 95121 Catania, Italy

<sup>2</sup> Université Côte d'Azur, CNRS-UPRI0, CRHEA, Rue Bernard Grégory, 06560 Valbonne, France

<sup>a)</sup> Author to whom correspondence should be addressed: [emanuela.schiliro@imm.cnr.it](mailto:emanuela.schiliro@imm.cnr.it)

## ABSTRACT

Vertical Metal-Insulator-Semiconductor (MIS) capacitors with an Al<sub>2</sub>O<sub>3</sub> thin film as a gate insulator have been fabricated on homoepitaxial GaN-on-GaN samples. The effect of the annealing treatments on the MIS characteristics has been investigated exploring two different approaches: Post-insulator-Deposition-Annealing (PDA) and Post-gate-Metallization-Annealing (PMA), i.e., annealing on the bare Al<sub>2</sub>O<sub>3</sub> layer and annealing after the gate metallization deposition on Al<sub>2</sub>O<sub>3</sub>. The direct comparison between PDA and PMA is crucial to understand the impact of the metal/dielectric interface quality on the behavior of the Al<sub>2</sub>O<sub>3</sub>/GaN MIS capacitors. The efficacy of annealing has been monitored as a function of metal gates having different work functions: nickel (Ni), molybdenum (Mo), and tantalum (Ta). It has been found that both PDA and PMA approaches are equally able to improve the Al<sub>2</sub>O<sub>3</sub>/GaN interface electrical quality. However, the PMA demonstrates an additional beneficial effect on the metal/Al<sub>2</sub>O<sub>3</sub> interface. In particular, the possible chemical reactions activated by the annealing process at the metal/dielectric interface can perturb the known metal/dielectric dipole responsible for Fermi-level pinning phenomena, causing a positive shift of the flat voltage ( $V_{FB}$ ), which depends on the metal, and approaching the theoretical value in the case of Mo and Ta.

© 2024 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution-NonCommercial-NoDerivs 4.0 International (CC BY-NC-ND) license (<https://creativecommons.org/licenses/by-nc-nd/4.0/>). <https://doi.org/10.1063/5.0228323>

Gallium nitride (GaN) and related materials have attracted the interest of the power electronics community for more than a decade. In particular, lateral devices based on AlGaN/GaN heterojunctions have been extensively explored because of the peculiar high-density and high-mobility two-dimensional electron gas (2DEG).<sup>1-3</sup> However, the lateral topology of GaN-based transistors grown on foreign substrates (e.g., Si, SiC, and sapphire) exhibits some inherent limitations related to the high on-resistance ( $R_{ON}$ ), low breakdown ( $V_{BD}$ ) and threshold ( $V_{th}$ ) voltages, current collapse phenomena at surface states, etc.<sup>4-7</sup> For this reason, at present, an increasing attention is focused on the development of vertical devices

based on homoepitaxial GaN-on-GaN,<sup>8,9</sup> due the superior crystal quality and lower dislocation density ( $<10^6$  cm<sup>-2</sup>) compared with heteroepitaxial GaN.<sup>10-12</sup>

In vertical GaN devices, the breakdown voltage (also exceeding 1 kV) is sustained by tens of micrometers thick drift layers, and the maximum electric field is vertically distributed far from the surface, thus significantly reducing trapping phenomena and dynamic on-resistance effects due to surface states. Moreover, vertical GaN transistors may provide a high positive threshold voltage ( $V_{th}$ ) and high current density, whereas the uniformly distributed electric field and current spread result in better heat dissipation.<sup>13-17</sup>

In this context, the development of vertical GaN power metal oxide semiconductor field effect transistors (MOSFETs) passes through the availability of a good dielectric/GaN interface, characterized by low defect density in order to guarantee a high channel mobility and device reliability. Unfortunately, GaN has no good quality native oxide, and hence, deposited oxides must be adopted. A high dielectric constant ( $\kappa$ ), high critical breakdown electric field  $E_{BD}$ , and large band offset to the GaN are the requirements of the ideal gate insulator to effectively limit leakage current and, finally, power dissipation.<sup>18–20</sup> In this context,  $Al_2O_3$  is a particularly promising dielectric due to its relatively high relative permittivity  $\kappa$  ( $\kappa = 9$ ), high breakdown electric field (7–8 MV/cm), and suitable conduction band offset to GaN (1.6 eV).<sup>21,22</sup> Atomic layer deposition (ALD), with its nanometric thickness control, uniformity, and conformity, is undoubtedly the ideal technique to grow insulating layers inside the grooved vertical GaN trench-MOSFET<sup>14</sup> and FinFET.<sup>23</sup> However, the as-deposited  $Al_2O_3$  on GaN by ALD is known to suffer from the presence of charges and interface traps, which affect the electrical behavior of metal/ $Al_2O_3$ /GaN metal–insulator–semiconductor (MIS) devices in terms of both flat-band voltage ( $V_{FB}$ ) shift and stretching of the capacitance–voltage (C–V) characteristics.<sup>21,24–25</sup> To mitigate these issues, various thermal annealing strategies are currently explored at different stages of the MIS device fabrication, either after the ALD deposition<sup>18</sup> [Post-Deposition-Annealing (PDA)] or after the deposition of the metal gate [Post-Metallization-Annealing (PMA)].<sup>19</sup>

Tadmor *et al.*<sup>26</sup> suggested that the annealing process of  $Al_2O_3$ /GaN systems should not exceed 550 °C to avoid the  $Al_2O_3$  degradation as the CV-instability demonstrated. In this perspective, Hashizume *et al.*<sup>20,27</sup> treated the  $Al_2O_3$ /GaN system to a PMA process at 300–400 °C in  $N_2$ , demonstrating that such a treatment is beneficial for the electrical performance of the dielectric/GaN system inducing a notable decrease in the interface trap density ( $D_{it}$ ). Similarly, Ando *et al.*<sup>28</sup> found that PMA treatments at 400 °C in  $N_2$  are effective to reduce  $D_{it}$  at the  $Al_2O_3$ /GaN interface. Moreover, Hung *et al.*<sup>29</sup> found that the reduction in the interface charges by PMA treatments also results in the decreasing gate leakage current. Other studies demonstrated the beneficial effect of PMA treatments to minimize the interface trap states at the  $Al_2O_3$ /GaN interface.<sup>25,30,31</sup> However, they only focused on the properties of the  $Al_2O_3$  layer and  $Al_2O_3$ /GaN interface, without investigating the possible effects that


the PMA approach can have on the metal and on the metal/ $Al_2O_3$  interface of the MIS capacitor.

In this context, it is clear that a unique path toward an ideal  $Al_2O_3$ /GaN interface is not yet set. In particular, the comprehension of each single effect that may impact the electrical properties of the  $Al_2O_3$ /GaN MIS structure is not yet obtained.

In this article, the direct comparison between PDA and PMA allowed us to highlight the impact of the metal/dielectric interface quality on the behavior of  $Al_2O_3$ /GaN MIS capacitors. This aspect is often underrated and only partially addressed. In particular, the comparison among metal gate contacts with different work-functions and electro-affinities [nickel (Ni), molybdenum (Mo), and tantalum (Ta)] enabled us to distinguish the charge-trapping phenomena occurring inside the insulator and at the interface with the semiconductor but also the annealing treatment effect on the metal/dielectric interface as a function of the metal nature.

Vertical MIS capacitors [Fig. 1(a)] have been fabricated on an n-type GaN epitaxial layer ( $N_D \sim 2 \times 10^{16} \text{ cm}^{-3}$ ) grown on 5  $\mu\text{m}$  of conductive GaN bulk substrate ( $N_D \sim 10^{19} \text{ cm}^{-3}$ ). The epitaxial layer was grown by MOCVD (Metal Organic Chemical Vapor Deposition) in a close-coupled showerhead reactor, using ammonia, trimethylgallium, and hydrogen carrier gas. The x-ray diffraction rocking curves confirmed the lattice matching between the epilayer and the substrate, being the full width at half maximum (FWHM) of the (103) diffraction peak less than 120 arcsec. A Ti/Al/Ni/Au Ohmic contact has been formed on the substrate's back side using DC magnetron sputtering followed by annealing at 800 °C.<sup>32</sup> After the cleaning of the GaN surface in a HF:HCl mixture (essential to remove both native oxide and carbon contaminations),  $\sim 30 \text{ nm}$  of  $Al_2O_3$  has been grown by plasma enhanced atomic layer deposition (PE-ALD). Deposition details and process parameters have been already reported in Ref. 22.

According to the schematic flowchart reported in Fig. 1(c), PDA and PMA have been carried out at 400 °C in  $N_2$  for 5 min immediately after  $Al_2O_3$  deposition and metal sputtering, respectively. Different dimensions (side square of 100, 200, 300, and 400  $\mu\text{m}$ ) of Ni, Mo, and Ta metal gates [Fig. 1(b)] have been defined by optical photolithography and lift-off. The electrical behavior of the MIS capacitors has been evaluated by capacitance–voltage (C–V) measurements in a CASCADE



**FIG. 1.** Schematic cross section of the metal/ $Al_2O_3$ /GaN-on-GaN MIS capacitor (a), top-view optical microscopy image of different size MIS capacitors (b), and schematic flow chart of PDA and PMA treatments (c).


Microtech probe station, using a Keysight B1505A parameter analyzer.

The C–V curves of the MIS capacitors acquired at a frequency of 1 kHz, before (As-Dep) and after PDA and PMA, are displayed in Fig. 2, for different metal gates: Ni (a), Mo (b), and Ta (c). These graphs report also the theoretical C–V curves calculated by assuming the GaN electron affinity of 4.1 eV, and the commonly reported metal work functions ( $\Phi_{\text{Ni}} = 5.15$  eV,  $\Phi_{\text{Mo}} = 4.6$  eV,  $\Phi_{\text{Ta}} = 4.25$  eV).<sup>33</sup> The values of the metal work function were experimentally verified by the Kelvin-probe force microscopy measurements, reported in the supplementary material (see Fig. S1). All three as-deposited systems exhibit C–V curves characterized by an evident hump between  $-2$  and  $-1$  V, which disappears after either PDA or PMA treatments. Hence, this hump that stretched the C–V curves can be attributed to charge trapping occurring at the  $\text{Al}_2\text{O}_3/\text{GaN}$  interface whose quality clearly improves after the application of a thermal budget (regardless of PDA or PMA).<sup>19,20,28,29</sup> This is quantitatively illustrated in Figs. 2(d)–2(f), reporting the energy distribution of the interface trap densities ( $D_{\text{it}}$ ), calculated by Terman's method on 1 kHz C–V curves.<sup>33</sup> Interestingly, the dis-

tribution of the interface state density exhibits the same behavior independently of the metal gate, and it is characterized by a notable decrease in  $D_{\text{it}}$  at about 0.2 eV below the GaN conduction band edge. In fact,  $D_{\text{it}}$  decreases from  $1 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$  down to  $3.5\text{--}4 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ , with a minimum value of  $9\text{--}7 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ , for all systems after both annealings. These findings are in agreement with previous studies demonstrating that, regardless of the annealing atmosphere, the thermal treatments of oxide/GaN systems are able to improve the interface quality by saturating the Ga-dangling bonds left during the superficial cleaning process of GaN<sup>34,35</sup> and that occurring during the early stage of the ALD growth.<sup>36</sup>

Moreover, paying attention to Figs. 2(a)–2(c), it is possible to observe that both the as-deposited and PDA C–V curves are negatively shifted compared to the theoretical ones. This shift of the flat band voltage  $V_{\text{FB}}$  can be justified in different ways. A first and straightforward explanation for the  $V_{\text{FB}}$  shift would be entirely due to the presence of positive fixed charges inside  $\text{Al}_2\text{O}_3$ .

However, the flat band  $V_{\text{FB}}$  is a function of different parameters as described by the following relation:



**FIG. 2.** C–V curves of As-Dep (solid line), PDA (circle line), and PMA (dashed line) metal/ $\text{Al}_2\text{O}_3/\text{GaN}$ -on-GaN capacitors with nickel (a), molybdenum (b), and tantalum (c) as a metal gate. Interface state density  $D_{\text{it}}$  distribution of As-Dep, PDA, and PMA metal/ $\text{Al}_2\text{O}_3/\text{GaN}$ -on-GaN MIS capacitors with nickel (d), molybdenum (e), and tantalum (f) as a metal gate.

$$V_{FB} = \Phi - (\chi + E_g/2 + 0.0259 \ln(N_D/n_i)), \quad (1)$$

where  $\Phi$  is the metal work function,  $\chi$  is the GaN electronic affinity,  $E_g$  is the GaN bandgap, and  $N_D$  and  $n_i$  are the GaN epilayer donors' concentration and the intrinsic carrier concentration, respectively. Accordingly, another possibility to justify the  $V_{FB}$  shift could be also an effective metal work function ( $\Phi_{Eff,M}$ ) different from the vacuum work functions ( $\Phi_{Th,M}$ ), which has been used to calculate the theoretical C-V curves.

It should be noted that if the negative  $V_{FB}$  shift would be only due to positive fixed charges inside the dielectric, an identical  $V_{FB}$  shift should be expected for all three metal gate electrodes, since the  $Al_2O_3$  layer has been deposited under the same conditions and annealed using the same operative parameters, for all three systems. However, as can be seen by Table I, the shifts change as a function of the metal gate electrode. This suggests that besides that the fixed charge inside the dielectric also the charges at the metal/dielectric interface affect the  $V_{FB}$  shift.


In this regard, Yeo *et al.*<sup>37</sup> clearly demonstrated that the work function of a metal gate electrode in contact with a high-k dielectric is not the same vacuum work function, but its value changes from the theoretical ones. In fact, when a metal approaches a dielectric material, it produces the so-called "metal-induced gap states" in the bandgap of the dielectric.<sup>38</sup> The charge transfer phenomena at these interfaces create an interfacial dipole that drives the band alignment between the metal and dielectric until a zero-dipole charge position is reached so that the Fermi level  $E_F$  of the metal moves toward the charge neutrality level  $E_{CNL}$  of the dielectric (Fermi-level pinning). Therefore, the effective metal work function differs from the vacuum metal work function and, consequently, the experimental  $V_{FB}$  is shifted with respect to the theoretical one.<sup>37-39</sup>

Based on this phenomenon, also our experimental C-V curves, negatively shifted with respect to the theoretical ones, can be


**TABLE I.** PDA-Th  $V_{FB}$  shift and PMA-Th  $V_{FB}$  shift of all three metal gates: Ni, Mo, and Ta.

System	PDA-Th $\Delta V_{FB}$ (V)	PMA-Th $\Delta V_{FB}$ (V)
Ni	1.4	0.3
Mo	1.1	0
Ta	0.5	0

explained by the Fermi-level pinning simply occurring for the contact between the metal and dielectric. Moreover, carefully looking at our experimental As-Dep and PDA C-V curves, they overlap from the accumulation to the onset of the above-described hump, beyond which the PDA capacitor appears more positively shifted. The presence of this hump does not actually allow to us evaluate if a real  $V_{FB}$  shift between the As-Dep and PDA devices exists. Instead, the C-V curves of PMA are evidently positively shifted,<sup>19,20</sup> and more importantly, they tend to approach the  $V_{FB}$  of the theoretical curves ( $V_{Th,FB}$ ). The possible reason is schematically illustrated in Figs. 3(a) and 3(b). As cited above,<sup>37-39</sup> when metal gate electrodes are in contact with high-K dielectrics [Fig. 3(a)], the dipole generated at the interface produces Fermi-level pinning and the effective work functions  $\Phi_{Eff,M}$  differ from their vacuum work function  $\Phi_{Th,M}$ ; thus, the  $V_{FB}$  shift is a direct consequence. As can be observed in Fig. 3(a), all three metal gate electrodes used in this work are characterized by reduced  $\Phi_{Eff,M}$  than  $\Phi_{Th,M}$ . Moreover, they tend toward a similar energy level value, which should be the  $E_{CNL}$  of the dielectric. However, when PMA processes are carried out, the possible chemical reactions activated at metal/oxide interface can perturb the interfacial dipole, partially or totally removing the Fermi-level pinning phenomena [Fig. 3(b)] and finally restoring the  $V_{FB}$  toward the theoretical value. However, the  $V_{FB}$  shift toward the theoretical value changes as a function of the metal gate electrode (Table I). While



**FIG. 3.** Schematic of the interfacial metal/ $Al_2O_3$  dipole and of the consequent Fermi-level pinning for the as-deposited and PDA systems (a). Schematic of the perturbed interfacial metal/ $Al_2O_3$  dipole and of the consequent partially or totally removed Fermi-level pinning after PMA treatment (b).



**FIG. 4.** C–V curves of 5 min and 5 + 20 min PMA of metal/ $Al_2O_3$ /GaN-on-GaN MIS capacitors with Ni (a), Mo (b), and Ta (c) as a metal gate. Summary of the C–V hysteresis amount between the different treatments and metals (d).

for Mo and Ta metal gate electrodes, the PMA treatment is able to almost totally restore the theoretical  $V_{FB}$ , for Ni, it occurs only partially [Fig. 2(a)]. This different behavior can be correlated with the different nature of the metal gate electrode. In this regard, it has been demonstrated that metals characterized by high work function do not easily react with oxygen.<sup>40</sup> This suggests that Ni, characterized by higher work function than Mo and Ta, poorly react with the underlying oxide layer during the annealing process, producing a less effective perturbation of the dipole and finally of the  $V_{FB}$  shift.

The possible impact of longer PMA treatments (5 + 20 min) on the  $V_{FB}$  shift has been also investigated for all three systems, and the corresponding C–V curves are shown in Figs. 4(a)–4(c). Interestingly, for all three metals, the C–V curves remain almost unchanged in terms of  $V_{FB}$ , independent of the annealing time (5 min or 5 + 20 min).

On the other hand, the PMA duration strongly impacts the hysteresis value of C–V curves acquired considering forward and backward sweep. As clearly reported in Fig. 4(d), the As-Dep capacitors exhibit a significant hysteresis around 3 V because of the charge-trapping phenomena by the electrically active defects inside the high- $\kappa$  and at the interface, generally known as oxide-charge traps.<sup>41,42</sup> PDA and PMA approaches are similarly beneficial to reduce the hysteresis phenomena toward a value of about 2 V. This means that, regardless of the procedure, the annealing process is useful to suppress oxide-charge traps and finally to mitigate the charge trapping phenomena. Moreover, increasing the PMA period up to 20 min, the hysteresis value is further reduced by about 1 V for all metal gate electrodes. Hence, considering that the C–V hysteresis is ascribable to the quality of the entire dielectric layer, it cannot be ruled out that a further increase in the annealing time may lead to an additional reduction of the trapping phenomena.

In conclusion, in order to understand the impact of the metal/dielectric interface quality on the behavior of the  $Al_2O_3$ /GaN

MIS capacitors, two different annealing approaches have been investigated: PDA and PMA, i.e., annealing on the bare  $Al_2O_3$  layer and annealing after the gate metallization deposition on  $Al_2O_3$ . Both PDA and PMA showed similar improvements of the  $Al_2O_3$ /GaN interface quality, by reducing the  $D_{it}$  values, and they also improved the dielectric quality, decreasing the hysteresis. However, differently from PDA, the PMA treatment gives an additional beneficial effect on the metal/dielectric interface. In fact, PMA approaches have been found to be able to stabilize  $V_{FB}$ , shifting this toward the theoretical value. We attribute this beneficial effect to the possible chemical reactions activated by the annealing process at the metal/dielectric interface, which can perturb the known metal/dielectric dipole responsible for Fermi-level pinning phenomena and consequently the  $V_{FB}$  shift than the theoretical value. However, the response to PMA treatment is a function of the used metal gate. In this regard, we found that the Ni metal gate, characterized by higher work function than Mo and Ta, does not reach the theoretical  $V_{FB}$  even after 5 + 20 min long PMA treatment. This could be due to its lower tendency to react with the underlying oxide during the annealing process.

The [supplementary material](#) provides the values of the metal work function experimentally verified by the Kelvin-probe force microscopy measurements.

This work was carried out in the framework of the European Project GaN4AP (Gallium Nitride for Advanced Power Applications), receiving funding from the Electronic Component Systems for European Leadership Joint Undertaking (ECSEL JU), under Grant Agreement No. 101007310. Moreover, partial support by the European Union (NextGeneration EU), through the MUR PNRR project SAMOTHRACE (Grant Nos. PNRR-M4C2 and ECS0000022), is acknowledged.

## AUTHOR DECLARATIONS

## Conflict of Interest

The authors have no conflicts to disclose.

## Author Contributions

**Emanuela Schilirò:** Conceptualization (equal); Data curation (equal); Investigation (equal); Methodology (equal); Writing – original draft (equal). **Giuseppe Greco:** Investigation (equal); Methodology (equal). **Patrick Fiorenza:** Conceptualization (equal); Investigation (equal); Methodology (equal). **Salvatore Ethan Panasci:** Investigation (equal). **Salvatore Di Franco:** Investigation (equal). **Yvon Cordier:** Visualization (equal). **Eric Frayssinet:** Visualization (equal). **Raffaella Lo Nigro:** Conceptualization (equal); Methodology (equal); Writing – review & editing (equal). **Filippo Giannazzo:** Conceptualization (equal); Methodology (equal); Writing – review & editing (equal). **Fabrizio Roccaforte:** Conceptualization (lead); Funding acquisition (lead); Methodology (lead); Project administration (lead); Resources (lead); Supervision (lead); Validation (lead); Writing – review & editing (lead).

## DATA AVAILABILITY

The data that support the findings of this study are available within the article and its [supplementary material](#).

## REFERENCES

- O. Ambacher, B. Foutz, J. Smart, J. R. Shealy, N. G. Weimann, K. Chu, M. Murphy, A. J. Sierakowski, W. J. Schaff, L. F. Eastman, R. Dimitrov *et al.*, “Two dimensional electron gases induced by spontaneous and piezoelectric polarization in undoped and doped AlGaIn/GaN heterostructures,” *J. Appl. Phys.* **87**(1), 334–344 (2000).
- O. Ambacher, J. Smart, J. R. Shealy, N. G. Weimann, K. Chu, M. Murphy, W. J. Schaff, L. F. Eastman *et al.*, “Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N- and Ga-face AlGaIn/GaN heterostructures,” *J. Appl. Phys.* **85**, 3222 (1999).
- C. Skierbiszewski, K. Dybko, W. Knap, M. Siekacz, W. Krupczyński, G. Nowak, M. Bockowski, J. Łusakowski, Z. R. Wasilewski, D. Maude, T. Suski, and S. Porowski, “High mobility two-dimensional electron gas in AlGaIn/GaN heterostructures grown on bulk GaN by plasma assisted molecular beam epitaxy,” *Appl. Phys. Lett.* **86**, 102106 (2005).
- T. Ueda, “GaN power devices: Current status and future challenges,” *Jpn. J. Appl. Phys.* **58**, SC0804 (2019).
- M. Ruzzarin, M. Meneghini, D. Bisi, M. Sun, T. Palacios, G. Meneghesso, and E. Zanoni, “Instability of dynamic-RON and threshold voltage in GaN-on-GaN vertical field-effect transistors,” *IEEE Trans. Electron Devices* **64**(8), 3126 (2017).
- K. Mukherjee, C. De Santi, M. Borga, K. Geens, S. You, B. Bakeroot, S. Decoutere, P. Diehle, S. Hübner, F. Altmann, M. Buffolo, G. Meneghesso, E. Zanoni, and M. Meneghini, “Challenges and perspectives for vertical GaN-on-Si trench MOS reliability: From leakage current analysis to gate stack optimization,” *Materials* **14**, 2316 (2021).
- F. Roccaforte, G. Greco, P. Fiorenza, and F. Iucolano, “An overview of normally-off GaN-based high electron mobility transistors,” *Materials* **12**, 1599 (2019).
- T. Kachi, in *29th Annual IEEE Compound Semiconductor Integrated Circuit Symposium. Technical Digest* (IEEE, 2007), p. 13.
- T. Oka, “Recent development of vertical GaN power devices,” *Jpn. J. Appl. Phys.* **58**, SB0805 (2019).
- T. Oka, T. Ina, Y. Ueno, and J. Nishii, “1.8 mΩ·cm<sup>2</sup> vertical GaN-based trench metal-oxide-semiconductor field-effect transistors on a free-standing GaN substrate for 1.2-kV-class operation,” *Appl. Phys. Express* **8**, 054101 (2015).
- C. De Santi, E. Fabris, G. Meneghesso, E. Zanoni, and M. Meneghini, “GaN vertical p–i–n diodes in avalanche regime: Time-dependent behavior and degradation,” *IEEE Electron Device Lett.* **41**, 1300–1303 (2020).
- H. Ohta, N. Kaneda, F. Horikiri, Y. Narita, T. Yoshida, T. Mishima, and T. Nakamura, “Vertical GaN p–n junction diodes with high breakdown voltages over 4 kV,” *IEEE Electron Device Lett.* **36**, 1180–1182 (2015).
- J.-H. Lee, C. Park, K.-S. Im, and J.-H. Lee, “AlGaIn/GaN-Based lateral-type Schottky barrier diode with very low reverse recovery charge at high temperature,” *IEEE Trans. Electron Devices* **60**, 3032 (2013).
- M. Meneghini, C. De Santi, I. Abid, M. Buffolo, M. Cioni, R. A. Khadar, L. Nela, N. Zagni, A. Chini, F. Medjdoub, G. Meneghesso, G. Verzellesi, E. Zanoni, and E. Matioli, *J. Appl. Phys.* **130**, 181101 (2021).
- H. Fu, K. Fu, S. Chowdhury, T. Palacios, and Y. Zhao, “Vertical GaN power devices: Device principles and fabrication technologies—Part II,” *IEEE Trans. Electron Devices* **68**(7), 3212 (2021).
- J. Hu, Y. Zhang, M. Sun, D. Piedra, N. Chowdhury, and T. Palacios, “Materials and processing issues in vertical GaN power electronics,” *Mater. Sci. Semicond. Process.* **78**, 75–84 (2018).
- S. Chowdhury, B. L. Swenson, M. H. Wong, and U. K. Mishra, “Current status and scope of gallium nitride-based vertical transistors for high power electronics application,” *Semicond. Sci. Technol.* **28**(7), 074014 (2013).
- C. E. Glaser, A. T. Binder, L. Yates, A. A. Allerman, D. F. Feezell, and R. J. Kaplar, “Analysis of ALD dielectric leakage in bulk GaN MOS devices,” in *2021 IEEE 8th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)* (IEEE, 2021), pp. 268–272.
- T. Hashizume, S. Kaneki, T. Oyobiki, Y. Ando, S. Sasaki, and K. Nishiguchi, “Effects of postmetallization annealing on interface properties of Al<sub>2</sub>O<sub>3</sub>/GaN structures,” *Appl. Phys. Express* **11**, 124102 (2018).
- S. Kaneki and T. Hashizume, “Interface characterization of Al<sub>2</sub>O<sub>3</sub>/m-plane GaN structure,” *AIP Adv.* **11**, 015301 (2021).
- D. Kikuta, K. Ito, T. Narita, and T. Kachi, “Highly reliable AlSiO gate oxides formed through post-deposition annealing for GaN-based MOS devices,” *Appl. Phys. Express* **13**, 026504 (2020).
- E. Schilirò, P. Fiorenza, G. Greco, F. Monforte, G. G. Condorelli, F. Roccaforte, F. Giannazzo, and R. Lo Nigro, “Early growth stages of aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) insulating layers by thermal- and plasma-enhanced atomic layer deposition on AlGaIn/GaN heterostructures,” *ACS Appl. Electron. Mater.* **4**, 406–415 (2022).
- Y. Zhang, M. Sun, J. Perozek, Z. Liu, A. Zubair, D. Piedra, N. Chowdhury, X. Gao, K. Shepard, and T. Palacios, “Large-area 1.2-kV GaN vertical power FinFETs with a record switching figure of merit,” *IEEE Electron Device Lett.* **40**(1), 75–78 (2019).
- J. Hu and H.-S. Philip Wong, “Effect of annealing ambient and temperature on the electrical characteristics of atomic layer deposition Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As metal-oxide-semiconductor capacitors and MOSFETs,” *J. Appl. Phys.* **111**, 044105 (2012).
- K. Yuge, T. Nabatame, Y. Irokawa, A. Ohi, N. Ikeda, L. Sang, Y. Koide, and T. Ohishi, “Characteristics of Al<sub>2</sub>O<sub>3</sub>/native oxide/n-GaN capacitors by post-metallization annealing,” *Semicond. Sci. Technol.* **34**, 034001 (2019).
- L. Tadmor, E. Brusaterra, E. B. Treidel, F. Brunner, N. Bickel, S. S. T. Vandembroucke, C. Detavernier, J. Würfl, and O. Hilt, “Effects of post metallization annealing on Al<sub>2</sub>O<sub>3</sub> atomic layer deposition on n-GaN,” *Semicond. Sci. Technol.* **38**, 015006 (2023).
- S. Kaneki, J. Ohira, S. Toiya, Z. Yatabe, J. T. Asubar, and T. Hashizume, “Highly-stable and low-state-density Al<sub>2</sub>O<sub>3</sub>/GaN interfaces using epitaxial n-GaN layers grown on free-standing GaN substrates,” *Appl. Phys. Lett.* **109**, 162104 (2016).
- Y. Ando, K. Nagamatsu, M. Deki, N. Taoka, A. Tanaka, S. Nitta, Y. Honda, T. Nakamura, and H. Amano, “Low interface state densities at Al<sub>2</sub>O<sub>3</sub>/GaN interfaces formed on vicinal polar and non-polar surfaces,” *Appl. Phys. Lett.* **117**, 102102 (2020).
- T.-H. Hung, S. Krishnamoorthy, M. Esposto, D. Neelim Nath, P. Sung Park, and S. Rajan, “Interface charge engineering at atomic layer deposited dielectric/III-nitride interfaces,” *Appl. Phys. Lett.* **102**, 072105 (2013).
- Y. Irokawa, T. Nabatame, K. Yuge, A. Uedono, A. Ohi, N. Ikeda, and Y. Koide, “Investigation of Al<sub>2</sub>O<sub>3</sub>/GaN interface properties by sub-bandgap photo-assisted capacitance-voltage technique,” *AIP Adv.* **9**, 085319 (2019).

- <sup>31</sup>Q. Zhou, A. Zhang, R. Zhu, Y. Shi, Z. Wang, L. Liu, B. Chen, Y. Jin, W. Chen, and B. Zhang, "Threshold voltage modulation by interface charge engineering for high performance normally-off GaN MOSFETs with high faulty turn-on immunity," in *28th International Symposium on Power Semiconductor Devices and ICs (ISPSD)* (IEEE, Prague, Czech Republic, 2016), pp. 87–90.
- <sup>32</sup>G. Greco, F. Iucolano, and F. Roccaforte, "Ohmic contacts to gallium nitride materials," *Appl. Surf. Sci.* **383**, 324–345 (2016).
- <sup>33</sup>S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices* (Wiley, Hoboken, NJ, 2006).
- <sup>34</sup>Y. Fujimoto, M. Uenuma, T. Nakamura, M. Furukawa, Y. Ishikawa, and Y. Uraoka, "Physical and electrical properties of ALD- $\text{Al}_2\text{O}_3/\text{GaN}$  MOS capacitor annealed with high pressure water vapor," *Jpn. J. Appl. Phys.* **58**, 040902 (2019).
- <sup>35</sup>N. X. Truyen, N. Taoka, A. Ohta, K. Makihara, H. Yamada, T. Takahashi, M. Ikeda, M. Shimizu, and S. Miyazaki, "High thermal stability of abrupt  $\text{SiO}_2/\text{GaN}$  interface with low interface state density," *Jpn. J. Appl. Phys.* **57**, 04FG11 (2018).
- <sup>36</sup>B. Shin, J. R. Weber, R. D. Long, P. K. Hurley, C. G. Van de Walle, and P. C. McIntyre, "Origin and passivation of fixed charge in atomic layer deposited aluminum oxide gate insulators on chemically treated InGaAs substrates," *Appl. Phys. Lett.* **96**, 152908 (2010).
- <sup>37</sup>Y.-C. Yeo, P. Ranade, T.-J. King, and C. Hu, "Effects of high-K gate dielectric materials on metal and silicon gate work functions," *IEEE Electron Device Lett.* **23**, 342–344 (2002).
- <sup>38</sup>Y.-C. Yeo, T.-J. King, and C. Hu, "Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology," *J. Appl. Phys.* **92**(12), 7266 (2002).
- <sup>39</sup>Z. C. Yang, A. P. Huang, X. H. Zheng, Z. S. Xiao, X. Y. Liu, X. W. Zhang, P. K. Chu, and W. W. Wang, "Fermi-level pinning at metal/high-k interface influenced by electron state density of metal gate," *IEEE Electron Dev. Lett.* **31**, 1101 (2010).
- <sup>40</sup>J. Robertson, O. Sharia, and A. A. Demkov, "Fermi level pinning by defects in  $\text{HfO}_2$ -metal gate stacks," *Appl. Phys. Lett.* **91**, 132912 (2007).
- <sup>41</sup>E. Schilirò, R. Lo Nigro, P. Fiorenza, and F. Roccaforte, "Negative charge trapping effects in  $\text{Al}_2\text{O}_3$  films grown by atomic layer deposition onto thermally oxidized 4H-SiC," *AIP Adv.* **6**, 075021 (2016).
- <sup>42</sup>B. Ren, M. Sumiya, M. Liao, Y. Koide, X. Liu, Y. Shen, and L. Sang, "Interface trap characterization of  $\text{Al}_2\text{O}_3/\text{GaN}$  vertical-type MOS capacitors on GaN substrate with surface treatments," *J. Alloys Compd.* **767**(600), 600 (2018).