RESEARCH ARTICLE | JUNE 22 2020

### Vanadium gate-controlled Josephson half-wave nanorectifier

C. Puglia 💿 ; G. De Simoni 💿 ; N. Ligato 💿 ; F. Giazotto 💿

Check for updates

Appl. Phys. Lett. 116, 252601 (2020) https://doi.org/10.1063/5.0013512





## **Applied Physics Letters**

Special Topic: Mid and Long Wavelength Infrared Photonics, Materials, and Devices 01 July 2024 09:49:05



**Submit Today** 

# Vanadium gate-controlled Josephson half-wave nanorectifier

Cite as: Appl. Phys. Lett. **116**, 252601 (2020); doi: 10.1063/5.0013512 Submitted: 12 May 2020 · Accepted: 8 June 2020 · Published Online: 22 June 2020



C. Puglia,<sup>1,2,a)</sup> (D) G. De Simoni,<sup>2,b)</sup> (D) N. Ligato,<sup>2</sup> (D) and F. Giazotto<sup>2,c)</sup> (D)

#### AFFILIATIONS

<sup>1</sup>Dipartimento di Fisica, Università di Pisa, Largo Bruno Pontecorvo 3, I-56127 Pisa, Italy <sup>2</sup>NEST, Istituto Nanoscienze-CNR and Scuola Normale Superiore, I-56127 Pisa, Italy

<sup>a)</sup>Electronic mail: claudio.puglia@df.unipi.it

<sup>b)</sup>Author to whom correspondence should be addressed: giorgio.desimoni@nano.cnr.it

<sup>c)</sup>Electronic mail: francesco.giazotto@sns.it

#### ABSTRACT

Recently, the possibility to tune the critical current of conventional metallic superconductors via electrostatic gating was shown in wires, Josephson weak-links, and superconductor-normal metal-superconductor junctions. Here, we exploit such a technique to demonstrate a gate-controlled vanadium-based Dayem nano-bridge operated as a *half-wave* rectifier at 3 K. Our devices exploit the gate-driven modulation of the critical current of the Josephson junction and the resulting steep variation of its normal-state resistance, to convert an AC signal applied to the gate electrode into a DC one across the junction. All-metallic superconducting gated rectifiers could provide the enabling technology to realize tunable photon detectors and diodes useful for superconducting electronics circuitry.

© 2020 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http:// creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/5.0013512

In the last few years, the possibility to suppress the critical current in conventional Bardeen-Cooper-Schrieffer (BCS) superconducting wires,<sup>1</sup> Dayem bridge (DB) Josephson junctions (JJs),<sup>2–5</sup> and superconductor-normal metal-superconductor weak-links<sup>6</sup> via electrostatic gating was demonstrated.' Such a technique is at the basis of a class of innovative all-metallic superconducting Josephson transistors, where a gate electrode is used to modulate down to full suppression the critical current of a superconducting channel, in analogy to what occurs for the current in standard gated semiconductor transistors. Furthermore, the impact of the electrostatic gating on the macroscopic phase and on the phase slip dynamics was proved in superconducting quantum interference devices (SQUIDs)<sup>8</sup> and in gated titanium DBs, respectively.9 So far, the microscopic origin of the gating effect in metallic superconductors is unclear, and the debate in the search of a satisfactory explanation for the aforementioned phenomenology has just started.<sup>4,10,11</sup> Electrostatic-field-driven surfaceorbital polarization was proposed as the knob to control both the amplitude and the phase of gated superconductors.<sup>4,11</sup> Furthermore, it was conjectured about the role of a tiny field-emission gate-superconductor current.<sup>12,13</sup> Yet, several technological implementations based on gated superconducting transistors for both classical and quantum computation architectures were proposed<sup>7</sup> until now and promise new paradigms to realize innovative superconducting circuits. These are

expected to benefit from operation frequencies close to those typical of rapid single flux quantum devices (up to  $\sim$ 750 GHz),<sup>14</sup> but in a *voltage-driven* fashion, which would provide a direct and convenient interface with complementary metal-oxide technology (CMOS).

Here, we demonstrate a vanadium (V) Josephson half-wave rectifier based on a scheme recently proposed,<sup>5</sup> which exploits the strong non-linearity of the resistance (R) of a gated superconducting nanotransistor vs gate voltage ( $V_G$ ). Such a device might form the rectifying core of a photon sensor operating at high frequencies, relevant, for instance, for cosmological applications<sup>15</sup> or could be exploited as a comparator<sup>16</sup> to be used in all-superconducting digital electronic circuits.<sup>7</sup> The potentially high operation frequency, the ease of fabrication, and the simple geometry of our nanodevices make them attractive as effective alternatives to conventional all-semiconductor<sup>17</sup> and semiconductor-superconductor hybrid<sup>18-23</sup> field-effect-transistorbased technologies.<sup>24–28</sup> Below, we focus on the manipulation of the dissipative response of the V-based Josephson weak-link via the application of a voltage to a gate capacitively coupled to the junction and show its time-resolved response to periodic square-wave and sinusoidal signals applied to the gate, thereby leading to electric rectification.

Our device consists of a planar 60-nm-tick, 160-nm-long, 90-nm-wide V Dayem bridge JJ with a 70-nm-apart, 120-nm-wide side-gate aligned to the constriction. The device fabrication was performed on a silicon oxide substrate by single-step electron beam lithography followed by vanadium deposition performed at a rate of 0.36 nm/s in an ultra-high vacuum electron-beam evaporator with a base pressure of  $\sim 10^{-11}$  Torr.<sup>29–35</sup> Figure 1(a) shows the false color scanning electron micrograph of a representative V JJ transistor along with the 4-wire biasing scheme used for the low-temperature current vs voltage (*I–V*) characterization of the devices performed in a filtered cryogen-free <sup>3</sup>He<sup>-4</sup>He dilution refrigerator.

For temperatures below  $\sim$  3.5 K, the V JJ is superconducting and exhibits, at 2 K, a critical current  $I_C$  of  $\sim 1.42$  mA, a retrapping current  $I_R \sim 380 \,\mu\text{A}$ , and a normal-state resistance  $R_N$  of around  $\sim 110 \,\Omega$ . The forward and backward current I vs V characteristics for temperatures T ranging from 2.0 K to 3.8 K are shown in Fig. 1(b), where the full evolution of  $I_C$  as a function of T is highlighted by the gray area. The hysteretic behavior of the curves stems from quasiparticle overheating when the junction switches from the superconducting to the normal state.<sup>36,37</sup> Moreover, the additional features present on the I-Vcharacteristics at higher current are likely to be related to the switching of the DB banks to the normal state. The decay of both  $I_C$  and  $I_R$  with the temperature is shown in Fig. 1(c), where the black dashed line represents a fit of the  $I_C$  vs T characteristic performed with Bardeen's equation:  $I_C(T) = I_C^0 [1 - (\frac{T}{T_C})^2]^{\frac{3}{2}}$ , where  $I_C^0$  is the zero-temperature critical current and  $T_C$  is the DB critical temperature. The fitting procedure yielded  $I_C^0 = (2.2 \pm 0.1)$  mA and  $T_C^{fit} = (3.62 \pm 0.07)$  K.



**FIG. 1.** (a) False-color scanning electron micrograph of a typical gate-controlled vanadium JJ nanotransistor. The DB constriction (light blue) is current biased, and the voltage drop is measured in a 4-wire configuration. The electrostatic field is applied via the gate electrode (orange). (b) Back and forth current *I* vs voltage *V* characteristics of a representative device measured at different bath temperatures from 2.0 K to 3.8 K. The curves are horizontally offset for clarity. The inset shows the 4-wire lock-in measurement (with biasing current *I*  $\simeq$  15 nA) of the *R* vs *T* characteristic of the junction. The superconducting transition occurs at *T*<sub>C</sub>  $\simeq$  3.6 K. (c) Evolution of the critical current *I*<sub>C</sub> (light blue dots) and retrapping current *I*<sub>R</sub> (yellow dots) vs bath temperature *T*. The black dashed line represents the best fit of *I*<sub>C</sub>(*T*) with Bardeen's theory, which yields  $I_C^0 = (2.2 \pm 0.1)$  mA and  $T_C^{fit} = (3.62 \pm 0.07)$  K as fitting parameters.

The latter value is in agreement with the experimental critical temperature determined from the 4-wire lock-in measurement of the junction resistance vs bath temperature T, as shown in the inset of Fig. 1(b).

The preliminary characterization of the gating effect on  $I_C$  and R was carried out by acquiring the forward and backward I-V characteristics of a representative vanadium DB as a function of the voltage applied to the gate electrode,  $V_G$ . Figure 2(a) displays the  $I_C(V_G)$  characteristics extracted from I-V acquired at several bath temperatures. The suppression of  $I_C$  occurs for both positive and negative values of  $V_G$  ( $V_G \rightarrow -V_G$ ), and the gating effect persists up to ~3.3 K, i. e., ~0.9 $T_C$ . We note that the sharper suppression of  $I_C$  observed for positive values of  $V_G$  seems to be in contrast to a possible contribution to the critical current suppression driven by cold field-emission of electrons. Indeed, electron extraction from the gate (occurring at negative gate bias values) is expected to be more effective than that from the DB (occurring at positive gate bias values) owing to the substantial asymmetry of the device geometry.<sup>13</sup>

Let us now describe further the transport properties of the transistor by focusing on the behavior of the device resistance R under the action of the electric field. The steep modulation of the critical current yields, at constant current bias  $I_B$ , an analogous modulation of the resistance of the device. Figure 2(b) displays the evolution of R as a function of gate voltage  $V_G$  for several values of bias current  $I_B$ , which was always set below the retrapping current so that no hysteretic



**FIG. 2.** (a)  $I_C$  vs  $V_G$  characteristics for different temperatures ranging from 2.0 to 3.3 K. Data were computed averaging 25 acquisitions of the switching current. The error bars represent the standard deviation of the ensemble of measurements. (b) Resistance  $R = V/I_B$  vs gate voltage  $V_G$  for different values of bias current  $I_B$  from 1.4 to 150  $\mu$ A. (c) Transresistance  $\frac{dR}{dV_G}$  vs gate voltage  $V_G$  for the same bias currents of panel (b). Measurements of panels (b) and (c) were carried out at  $T_B = 3.0$  K.

behavior was expected from the device. We note that *R* remains almost equal to 0 for  $V_G$  values such that  $I_C(V_G) > I_B$ . Then, for higher gate voltage, the resistance jumps to finite values due to the gate-driven superconducting-to-normal state transition of the device. Finally, *R* increases with  $V_G$ , probably owing to the enlargement of the normalstate region within the junction.<sup>2</sup> In particular, for  $I_B > 30 \ \mu$ A, *R* exhibits a linear dependence on  $V_G$ . Moreover, the steepness of the resistance jump also depends on  $I_B$ , as customarily described by the figure of merit of the resistance derivative with respect to the gate voltage  $(dR/dV_G)$ , which is shown in Fig. 2(c). The amplitude of the differential resistance peaks, corresponding to the transition to the normal state, increases with  $I_B$  reaching the maximum value of  $\sim 30\Omega/V$  V at  $I_B = 150 \ \mu$ A. Furthermore, the peak center shifts toward lower  $V_G$  values as the bias current is increased.

The strong non-linearity typical of the  $R(V_G)$  characteristics, provided by the transition to the dissipative regime, could be conveniently exploited to implement a superconducting half-wave rectifier converting an AC signal applied to the gate into a DC one across the DB. Such a mechanism has been recently proposed for Nb gatecontrolled transistors,<sup>5</sup> where the rectification properties of a DB device have been analyzed by a standard lock-in technique, which does not provide information neither on the time-resolved behavior of the devices nor on the shape of the output signal. These features could allow us to realize, for instance, a radiation detector in which the AC electric field collected by an antenna coupled to the gate electrode would be rectified, thereby leading to an amplified non-zero average signal. The gain of such a device can be defined as the ratio  $g = V_{out}/V_{in}$ , where  $V_{in}$  and  $V_{out}$  are the peak-to-peak amplitudes of the signal applied to the gate and the voltage drop across the DB, respectively. The quantity g can be calculated through the relation  $g = R(V_G)I_B\tau/\sigma$ , where  $R(V_G)I_B = V_{out}$  is the product of the gatedependent DB resistance R and the current bias  $I_B$ , while  $\sigma/\tau = V_{in}$  is given by the ratio of the typical width ( $\sigma$ ) of the switching current probability distribution for gate-driven superconducting field-effect transistors<sup>9</sup> and the transconductance  $\tau = dI_C/dV_G$ .<sup>7</sup> For V-based

devices, *g* is expected to reach values as high as  $\sim$ 7 with a typical power dissipation of  $\sim$ 40 nW. Our V DB nanotransistor shows gain performance similar to cryogenic semiconductor devices<sup>38,39</sup> with a reduction in power consumption of about *three* orders of magnitude. Noteworthily, a series of *N* rectifiers can be realized by feeding the gate electrode of the *n*th rectifier with the output voltage of the (n - 1)th one, resulting in a total gain equal to  $g^N$ .

In the following, we shall focus on the time-resolved investigation of the response of V Josephson transistors to AC square-wave and sinusoidal gate signals. The measurement setup, comprising an input/ output analog-to-digital/digital-to-analog converter (ADC/DAC) board for the generation and the acquisition of time-resolved alternate current and voltage signals, is depicted in Fig. 3(a). The voltage drop V(t) across the current-biased DB was measured as a function of a time-dependent gate voltage  $V_G(t)$ . In this configuration, when  $I_C[V_G(t)] < I_B$ , the junction is in the *normal* state and a finite voltage drop is built across the DB (high-state). By contrast, when  $I_C(V_G(t)) > I_B$ , the DB is superconducting and  $V \sim 0$  (low-state). The response of the device to a transistor-transistor-logic (TTL)-like square-wave excitation was probed by feeding the gate with a signal consisting of a  $V_{DC} = 10$  V DC bias added to a  $V_{AC} = 5$  V squarewave signal with frequencies up to  $\sim$ 50 Hz, as shown in Fig. 3(c). The voltage drop in the high and low states for some representative values of  $I_B$  is shown in Fig. 3(d) as pairs of points of the same color superimposed on the I-V characteristics. Such curves are taken at selected values of  $V_G$ . As displayed in Fig. 3(d), the voltage drop across the junction preserves the shape of the input signal. In this regard, we emphasize that in our experiments, the maximum operation frequency is limited by the low-pass filtering stages of the electrical lines of our setup. A lower bound to the operation frequency of the V gatecontrollable rectifiers might arise in the  $10^8 - 10^{10}$  Hz range due to the typical electron-phonon relaxation rates at these bath temperatures.<sup>40</sup> Furthermore, the frequency defined by  $2\Delta/h \sim 265$  GHz, where  $\Delta$  is the superconducting gap energy and h Planck's constant, is likely to provide the ultimate operation limit.<sup>41</sup> The latter value is



**FIG. 3.** (a) Scheme of time-resolved measurements of the 4-wire voltage drop V(t) across the junction at constant current bias  $I_B$  vs DC (black dotted line) + AC (square-wave green line) gate voltage. The gate polarization signal is compared with the  $I_C$  vs  $V_G$  curve to highlight the dynamic working range of the system. (b) Voltage V vs current I characteristics for selected values of gate voltage  $V_G$ . The dot pairs show the working points of the system for different values of the bias current  $I_B = 18$ , 37, 71  $\mu$ A. (c) Evolution of the gate voltage vs time. The signal was obtained by summing a DC voltage  $V_{DC} = 10$  V and an AC square-wave voltage with amplitude  $V_{AC} = 5$  V. (d) Time-resolved voltage drop across the DB for selected values of the current bias. Dashed lines show the corresponding working points in panel (b). These measurements were performed at  $T_B = 3$  K.

comparable to state-of-the-art hybrid and CMOS field-effect transistors;<sup>17,42,43</sup> nonetheless, we stress that at the present time, the timescale of gate-driven superconducting phase transition is still totally unknown and is worth to be investigated through specifically designed experiments.

The response of the DB to a sinusoidal gate voltage excitation was measured by applying to the gate an AC sine signal  $V_{AC}$  with peak-to-peak amplitudes ranging from 1 to 3.5 V added to a  $V_{DC}$ = 11 V DC voltage bias. This results in a periodic sinusoidal oscillation of the critical current  $I_C$  above and below  $I_B$ , producing a gate-driven



**FIG. 4.** (a). Density plot of the voltage drop across the junction as a function of the gate voltage (*x* axis) and current bias (*y* axis). From left to right, the three points represent the minimum zero resistance gate voltage value (light green), the transition between the superconducting and the normal state (red), and the maximum of both gate voltage and voltage drop (dark green). The dashed red curve highlights the critical current *I<sub>C</sub>* as a function of the gate voltage *V<sub>G</sub>*. (b) Time evolution of the gate voltage. The signal was obtained adding a DC voltage *V<sub>DC</sub>* = 11 V and an AC sine wave voltage *V<sub>AC</sub>*. The three dots highlight the working points described in panel (a). [(c)–(e)] Time-resolved voltage drop across the DB for *V<sub>AC</sub>* = 3.5, 1.5, 1.0 V, respectively. The colormap is the same as panel (a). All these measurements were carried out at *T<sub>B</sub>* = 3 K.

periodic modulation of the device resistance. The voltage drop across the DB as a function of  $I_B$  and  $V_G$  is displayed in Fig. 4(a). We note that by choosing  $I_B$  and  $V_{DC}$ , it is possible to set a working point for the rectifier, which determines the intensity and the shape of the resulting output voltage signal through the evolution of the super-tonormal switching point [red dashed line in Fig. 4(a)] and through the dependence of the device resistance on the gate voltage (also see Ref. 2). Indeed, the system lies in the zero voltage state for  $I_C(V_G(t)) > I_B$ , and a voltage drop across the junction occurs when  $I_C(V_G(t)) \simeq I_B$ . For higher values of  $V_G$ , i.e., when  $I_C(V_G(t)) < I_B$ , the voltage drop increases due to the gate-driven evolution of the DB resistance, which eventually will saturate at the asymptotic value of the normal-state resistance. Figure 4(c) shows the voltage drop of the DB as a function of time, in response to the gate signal reported in Fig. 4(b). To clarify the response of the system to such excitation, we highlight in Figs. 4(a) and 4(b) three points corresponding to the minimum of the  $V_G(t)$  signal (light green dot), the switching point (red dot), and the maximum of  $V_G(t)$  (dark green dot). The value of the biasing current was set to  $I_B = 72 \mu A$  in order to take advantage of both the sharp normal-tosuperconductor transition and the linear relation between R and  $V_G$  for  $I_B > I_C$ . The latter feature allows us to preserve the sinusoidal shape in the output voltage when the JJ is in the resistive state, as shown in Figs. 4(c)-4(e) for different values of  $V_{AC}$ . Indeed, although the output signal resembles that of a conventional half-wave rectifier,<sup>43</sup> it is worth emphasizing that, in our systems, it is possible to tune the rectification threshold  $V_G^*$  by changing both  $I_B$  and  $V_{DC}$ .

In summary, we have demonstrated a half-wave rectifier based on a gated vanadium Dayem nano-bridge Josephson transistor operating at 3 K. We showed the time-resolved response of our device to squarewave and sinusoidal gate signals, demonstrating the ability to convert an AC excitation into a DC one, and with a gain, which is expected to obtain a value close to 7 at a power consumption of ~40 nW. The performance of the V DB represents a major improvement in energy efficiency compared to conventional cryogenic semiconductor technology.<sup>38,39</sup> V-based gate-controllable Josephson rectifiers could represent a breakthrough and a possible enabling technology to implement innovative all-metallic superconducting photon detectors<sup>44–46</sup> based on gating as well as electric diodes suitable for superconducting digital<sup>41</sup> and quantum electronics<sup>47,48</sup> circuitry.

The authors acknowledge the European Union's Horizon 2020 research and innovation program under Grant No. 777222 ATTRACT (ProjectT-CONVERSE) and under Grant No. 800923-SUPERTED for partial financial support.

#### DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

#### REFERENCES

<sup>1</sup>G. De Simoni, F. Paolucci, P. Solinas, E. Strambini, and F. Giazotto, Nat. Nanotechnol. **13**, 802 (2018).

- <sup>2</sup>F. Paolucci, G. De Simoni, E. Strambini, P. Solinas, and F. Giazotto, Nano Lett. 18, 4195 (2018).
- <sup>3</sup>F. Paolucci, G. De Simoni, P. Solinas, E. Strambini, N. Ligato, P. Virtanen, A. Braggio, and F. Giazotto, Phys. Rev. Appl. 11, 024061 (2019).

<sup>4</sup>L. Bours, M. T. Mercaldo, M. Cuoco, E. Strambini, and F. Giazotto, arXiv:2003.01655 (2020).

- <sup>5</sup>G. De Simoni, C. Puglia, and F. Giazotto, arXiv:2004.09182 (2020).
- <sup>6</sup>G. De Simoni, F. Paolucci, C. Puglia, and F. Giazotto, ACS Nano 13, 7871 (2019).
- <sup>7</sup>F. Paolucci, G. De Simoni, P. Solinas, E. Strambini, C. Puglia, N. Ligato, and F. Giazotto, AVS Quantum Sci. 1, 016501 (2019).
- <sup>8</sup>F. Paolucci, F. Vischi, G. De Simoni, C. Guarcello, P. Solinas, and F. Giazotto, Nano Lett. 19, 6263 (2019).
- <sup>9</sup>C. Puglia, G. De Simoni, and F. Giazotto, Phys. Rev. Appl. **13**, 054026 (2020).
- <sup>10</sup>P. Virtanen, A. Braggio, and F. Giazotto, Phys. Rev. B 100, 224506 (2019).
- <sup>11</sup>M. T. Mercaldo, P. Solinas, F. Giazotto, and M. Cuoco, arXiv:1907.09227 (2019).
- <sup>(22</sup>L. D. Alegria, C. G. Bøttcher, A. K. Saydjari, A. T. Pierce, S. H. Lee, S. P. Harvey, U. Vool, and A. Yacoby, arXiv:2005.00584 (2020).
- <sup>13</sup>M. F. Ritter, A. Fuhrer, D. Z. Haxell, S. Hart, P. Gumann, H. Riel, and F. Nichele, arXiv:2005.00462 (2020).
- <sup>14</sup>W. Chen, A. V. Rylyakov, V. Patel, J. E. Lukens, and K. K. Likharev, Appl. Phys. Lett. **73**, 2817 (1998).
- <sup>15</sup>M. Rowan-Robinson, <u>Science</u> **326**, 1482 (2009).
- <sup>16</sup>D. N. Mukherjee, S. Panda, and B. Maji, <u>IETE J. Res.</u> **64**, 422 (2018).
- <sup>17</sup>P. Valizadeh, Field Effect Transistors, a Comprehensive Overview: From Basic Concepts to Novel Technologies (John Wiley Sons, 2016).
- <sup>18</sup>T. Nishino, M. Hatano, H. Hasegawa, F. Murai, T. Kure, A. Hiraiwa, K. Yagi, and U. Kawabe, IEEE Electron Device Lett. **10**, 61 (1989).
- <sup>19</sup>T. D. Clark, R. J. Prance, and A. D. C. Grassie, J. Appl. Phys. **51**, 2736 (1980).
- <sup>20</sup>K. E. Gray, Appl. Phys. Lett. **32**, 392 (1978).
- <sup>21</sup>M. Okamoto, Y. Ohkura, K. Katayama, and T. Nishino, Appl. Phys. Lett. 61, 2473 (1992).
- <sup>22</sup>F. Wen, J. Shabani, and E. Tutuc, IEEE Trans. Electron Devices **66**, 5367 (2019).
- <sup>23</sup>M. Thomas, H.-R. Blank, K. C. Wong, H. Kroemer, and E. Hu, Phys. Rev. B 58, 11676 (1998).
- 24"Rectifier Circuits," edited by F. W. William (Macmillan Education, London, 1972).
- 25 CMOS Circuit Design for RF Sensors," edited by G. Gudnason and E. Bruun (Kluwer Academic Publishers, Boston, 2002).
- <sup>26</sup>G. Kawaguchi, A. A. Bardin, M. Suda, M. Uruichi, and H. M. Yamamoto, Adv. Mater. **31**, 1805715 (2019).
- <sup>27</sup>N. A. Mortensen and G. Bastian, Superlattices Microstruct. 28, 231 (2000).

- <sup>28</sup>A. F. Volkov and H. Takayanagi, Phys. Rev. B 53, 15162 (1996).
- <sup>29</sup>C. P. García and F. Giazotto, Appl. Phys. Lett. **94**, 132508 (2009).
- <sup>30</sup>P. Spathis, S. Biswas, S. Roddaro, L. Sorba, F. Giazotto, and F. Beltram, Nanotechnology **22**, 105201 (2011).
- <sup>31</sup>O. Quaranta, P. Spathis, F. Beltram, and F. Giazotto, Appl. Phys. Lett. 98, 032501 (2011).
- <sup>32</sup>F. Giazotto, P. Spathis, S. Roddaro, S. Biswas, F. Taddei, M. Governale, and L. Sorba, Nat. Phys. 7, 857 (2011).
- <sup>33</sup>A. Ronzani, M. Baillergeau, C. Altimiras, and F. Giazotto, Appl. Phys. Lett. 103, 052603 (2013).
- <sup>34</sup>A. Ronzani, C. Altimiras, and F. Giazotto, Appl. Phys. Lett. **104**, 032601 (2014).
- <sup>35</sup>N. Ligato, G. Marchegiani, P. Virtanen, E. Strambini, and F. Giazotto, Sci. Rep. 7, 8810 (2017).
- <sup>36</sup>W. J. Skocpol, M. R. Beasley, and M. Tinkham, J. Appl. Phys. 45, 4054 (1974).
- <sup>37</sup>H. Courtois, M. Meschke, J. T. Peltonen, and J. P. Pekola, Phys. Rev. Lett. 101, 067002 (2008).
- <sup>38</sup>B. I. Ivanov, M. Trgala, M. Grajcar, E. Il'ichev, and H.-G. Meyer, Rev. Sci. Instrum. 82, 104705 (2011).
- <sup>39</sup>N. Oukhanski, M. Grajcar, E. Il'ichev, and H.-G. Meyer, Rev. Sci. Instrum. 74, 1145 (2003).
- <sup>40</sup>F. Giazotto, T. T. Heikkilä, A. Luukanen, A. M. Savin, and J. P. Pekola, Rev. Mod. Phys. 78, 217 (2006).
- <sup>41</sup>A. Barone and G. Paternò, *Physics and Applications of the Josephson Effect* (Wiley, 1982).
- <sup>42</sup>C.-H. Yeh, P.-Y. Teng, Y.-C. Chiu, W.-T. Hsiao, S. S. H. Hsu, and P.-W. Chiu, ACS Appl. Mater. Interfaces 11, 6336 (2019).
- <sup>43</sup>P. Horowitz, W. Hill, and R. J. Rollefson, Am. J. Phys. 58, 702 (1990).
- <sup>44</sup>F. Paolucci, N. Ligato, V. Buccheri, G. Germanese, P. Virtanen, and F. Giazotto, arXiv:2003.05966v2 (2020).
- <sup>45</sup>K. D. Irwin, Appl. Phys. Lett. **66**, 1998 (1995).
- 46 K. D. Irwin, Sci. Am. 295, 86 (2006).
- <sup>47</sup>J. Koch, T. M. Yu, J. Gambetta, A. A. Houck, D. I. Schuster, J. Majer, A. Blais, M. H. Devoret, S. M. Girvin, and R. J. Schoelkopf, Phys. Rev. A 76, 042319 (2007).
- <sup>48</sup>F. Jazaeri, A. Beckers, A. Tajalli, and J.-M. Sallese, in Proceedings of the 26th International Conference "Mixed Design of Integrated Circuits and System" (MIXDES) (2019).