Proceedings

Euromicro Conference on Digital System Design

DSD 2020

26 - 28 August 2020
Kranj, Slovenia

Proceedings

Euromicro Conference on Digital System Design

DSD 2020

26 - 28 August 2020
Kranj, Slovenia

Edited by
Andrej Trost
Andrej Žemva
Amund Skavhaug

CPS
Conference Publishing Services

Copyright © 2020 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

ISBN-13: 978-1-7281-9535-3
BMS Part # CFP20291-ART

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1 800 272 6657
Fax: + 1 714 821 4641
http://computer.org/cspress
csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1 732 981 0060
Fax: + 1 732 981 9667
http://shop.ieee.org/store/
customer-service@ieee.org

IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81 3 3408 3118
Fax: + 81 3 3408 3553
tokyo.ofc@computer.org

Individual paper REPRINTS may be ordered at: <reprints@computer.org>

Editorial production by Lisa O'Conner
Cover art production by Hector Torres

IEEE Computer Society
***Conference Publishing Services* (CPS)**
http://www.computer.org/cps

2020 23rd Euromicro Conference on Digital System Design (DSD)

DSD 2020

Table of Contents

Message from the General Chair ..... **xxi**
Message from the Program Chairs ..... **xxiii**
Organizing Committee DSD 2020 ..... **xxv**
Program Committee DSD 2020 ..... **xxvii**
Additional Reviewers DSD 2020 ..... **xxxiii**
Keynote Speakers ..... **xxxiv**
Sponsors and Organizers ..... **xxxviii**

DSD: Digital System Design

DSD-1

SHeD: A Framework for Automatic Software Synthesis of Heterogeneous Dataflow Process Networks 1
Omair Rafique (University of Kaiserslautern) and Klaus Schneider (University of Kaiserslautern)

A Glitch-Free Clock Multiplexer for Non-Continously Running Clocks 11
Steffen Zeidler (IHP – Leibniz Institut für Innovative Mikroelektronik), Oliver Schrape (IHP – Leibniz Institut für Innovative Mikroelektronik), Anselm Breitenreiter (IHP – Leibniz Institut für Innovative Mikroelektronik), and Miloš Krstić (IHP – Leibniz Institut für Innovative Mikroelektronik)

Efficient and Exact Design Space Exploration for Heterogeneous and Multi-Bus Platforms 16
Amna Gharbi (Télécom Paris, Institut Polytechnique de Paris, France), Andrea Enrici (Nokia Bell Labs, France), Bogdan Uscumlic (Nokia Bell Labs, France), Ludovic Apvrille (Télécom Paris, Institut Polytechnique de Paris, France), and Renaud Pacalet (Télécom Paris, Institut Polytechnique de Paris, France)

Highly Configurable Framework for Adaptive Low Power and Error-Resilient System-on-Chip 24
Mitko Veleski (BTU Cottbus-Senftenberg, Germany), Michael Hübner (BTU Cottbus-Senftenberg, Germany), Milos Krstic (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany), and Rolf Kraemer (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany)

DSD-2

Revisiting Explicit Enumeration for Exact Synthesis 29
Gianluca Martino (Hamburg University of Technology), Heinz Riener (Ecole polytechnique fédérale de Lausanne), and Görschwin Fey (Hamburg University of Technology)

Optimized HW/FW Generation from an Abstract Register Interface Model 35
Michael Werner (Infineon Technologies AG, TU Munich), Igli Zeraliu (Infineon Technologies AG, TU Kaiserslautern), Zhao Han (Infineon Technologies AG, TU Munich), Sebastian Prebeck (Infineon Technologies AG, TU Munich), Lorenzo Servardei (Infineon Technologies AG, University Linz), and Wolfgang Ecker (Infineon Technologies AG, TU Munich)

Hard and Soft Logic Trade-offs for Multipliers in VTR 40
Georgiy Krylov (University of New Brunswick, Canada), Jean-Philippe Legault (University of New Brunswick, Canada), and Kenneth B. Kent (University of New Brunswick, Canada)

TReMo: A Model for Ternary ReRAM-Based Memories with Adjustable Write-Verification Capabilities 44
Shima Hosseinzadeh (Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany), Mehrdad Biglari (Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany), and Dietmar Fey (Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany)

DSD-3

Multi Buses: Theory and Practical Considerations of Data Bus Width Scaling in FPGAs 49
Lukáš Kekely (CESNET a.l.e.), Jakub Cabal (CESNET a.l.e.), Viktor Puš (Netcope Technologies), and Jan Kořenek (FIT BUT)

Efficient Scheduling of FPGAs for Cloud Data Center Infrastructures 57
Matteo Bertolino (Télécom Paris), Renaud Pacalet (Télécom Paris), Ludovic Apvrille (Télécom Paris), and Andrea Enrici (Nokia Bell Labs France)

Menhir: Generic High-Speed FPGA Model-Checker 65
Emilien Fournier (Lab-STICC, ENSTA Bretagne, France), Ciprian Teodorov (Lab-STICC, ENSTA Bretagne, France), and Loïc Lagadec (Lab-STICC, ENSTA Bretagne, France)

A Hardware Architecture for Multiscale Retinex with Chromacity Preservation on an FPGA 73
Jorge Andrés Palacios (Universidad de Concepcion, Chile), Vincenzo Caro (Universidad de Concepcion, Chile), Miguel Durán (Universidad de Concepcion, Chile), and Miguel Figueroa (Universidad de Concepcion, Chile)

DSD-4

mcQEMU: Time-Accurate Simulation of Multi-Core Platforms using QEMU 81
Humberto Carvalho (Honeywell International s.r.o), Geoffrey Nelissen (Eindhoven University of Technology,), and Pavel Zaykov (Honeywell International s.r.o)

MPU-Based Incremental Checkpointing for Transiently-Powered Systems 89
Gautier Berthou (Univ. Lyon, Inria, INSA Lyon, CITI, France), Kevin Marquet (Univ. Lyon, Inria, INSA Lyon, CITI, France), Tanguy Risset (Univ. Lyon, Inria, INSA Lyon, CITI, France), and Guillaume Salagnac (Univ. Lyon, Inria, INSA Lyon, CITI, France)

Pipelined ALU for Effective External Memory Access in FPGA 97
Tomáš Beneš (Czech Technical University), Michal Kekely (Brno University of Technology), Karel Hynek (Czech Technical University), and Tomáš Čejka (CESNET, a.l.e.)

Classification-Based Unified Cache Replacement via Partitioned Victim Address History 101
Eishi Arima (The University of Tokyo)

DSD-5

Automatic State Space Analysis for Modeling Untrusted Embedded Device Drivers 109
Thomas Fehmel (University of Kaiserslautern, Germany), Viet-Tan Nguyen (University of Kaiserslautern, Germany), Dominik Stoffel (University of Kaiserslautern, Germany), and Wolfgang Kunz (University of Kaiserslautern)

Run-Time Monitoring and Trace Analysis Methodology for Component-Based Embedded Systems Design Flow 117
Vittoriano Muttillo (Università degli Studi dell'Aquila, Italy), Giacomo Valente (Università degli Studi dell'Aquila, Italy), Luigi Pomante (Università degli Studi dell'Aquila, Italy), Hector Posada (University of Cantabria, Spain), Javier Merino (University of Cantabria, Spain), and Eugenio Villar (Universit of Cantabria, Spain)

A Comprehensive Trade-off Analysis on the CCSDS 131.2-B-1 Extended ModCod (SCCC-X) Implementation 126
Matteo Bertolucci (University of Pisa), Francesco Falaschi (University of Pisa), Riccardo Cassettari (IngeniArs s.r.l.), Daniele Davalle (IngeniArs s.r.l.), and Luca Fanucci (University of Pisa)

DSD-6

Buffer Sizes Reduction for Memory-Efficient CNN Inference on Mobile and Embedded Devices 133
Svetlana Minakova (Leiden University) and Todor Stefanov (Leiden University)

A Hardware Accelerator for Entropy Estimation using the Top-k Most Frequent Elements 141
Javier E. Soto (Universidad de Concepcion, Chile), Paulo Ubisse (Universidad de Concepcion, Chile), Cecilia Hernandez (Universidad de Concepcion, Chile), and Miguel Figueroa (Universidad de Concepcion, Chile)

Hardware and Software Components Towards the Integration of Network-Attached Accelerators into Data Centers 149
Fritjof Steinert (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany), Niklas Schelten (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany), Anton Schulte (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany), and Benno Stabernack (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute and University of Potsdam, Germnay)

Challenges of Return-Oriented-Programming on the Xtensa Hardware Architecture 154
Kai Lehniger (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany), Marcin J. Aftowicz (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany), Peter Langendörfer (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany; Brandenburgische Technische Universität Cottbus-Senftenberg, Germany), and Zoya Dyka (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany)

DSD-7

Predictive Resource Management in Energy-Constrained Embedded Systems 159
Simone Crippa (DEIB, Politecnico di Milano), Giuseppe Massari (DEIB, Politecnico di Milano), Federico Reghenzani (DEIB, Politecnico di Milano), Michele Zanella (DEIB, Politecnico di Milano), and William Fornaciari (DEIB, Politecnico di Milano)

Comparison of Approximate Circuits for H.264 and HEVC Motion Estimation 167
Waqar Ahmad (Sabanci University), Berke Ayrancioglu (Sabanci University), and Ilker Hamzaoglu (Sabanci University)

Efficient Compression Technique for NoC-Based Deep Neural Network Accelerators 174
Jordane Lorandel (ETIS - CY Cergy Paris Université - ENSEA), Habiba Lahdhiri (ETIS - CY Cergy Paris Université - ENSEA), Emmanuelle Bourdel (ETIS - CY Cergy Paris Université - ENSEA), Salvatore Monteleone (ETIS - CY Cergy Paris Université - ENSEA), and Maurizio Palesi (DIEEI, University of Catania)

μ-Genie: A Framework for Memory-Aware Spatial Processor Architecture Co-Design Exploration. 180
Giulio Stramondo (University of Amsterdam, The Netherlands), Manil Dev Gomony (Nokia Bell Labs, Belgium), Bartek Kozicki (Nokia Bell Labs, Belgium), Cees De Laat (University of Amsterdam, The Netherlands), and Ana Lucia Varbanescu (University of Amsterdam, The Netherlands)

AHSA: Architectures and Hardware for Security Applications

AHSA-1

Dynamic Encoding, a Lightweight Combined Countermeasure Against Hardware Attacks 185
Maxime Montoya (NXP Semiconductors Austria GmbH), Simone Bacles-Min (CEA, France), Anca Molnos (CEA, France), and Jacques Fournier (CEA, France)

Towards High-Level Synthesis of Polymorphic Side-Channel Countermeasures 193
Petr Socha (Czech Technical University in Prague, Czech Republic) and Martin Novotný (Czech Technical University in Prague, Czech Republic)

Optimizing Picnic for Limited Memory Resources 200
Johannes Winkler (Infineon Technologies Austria AG), Höller Andrea (Infineon Technologies Austria AG), and Christian Steger (Graz University of Technology)

AHSA-2

Comparison of Three Counter Value Based ROPUFs on FPGA 205
Filip Kodýtek (Czech Technical University), Róbert Lórencz (Czech Technical University), and Jiří Buček (Czech Technical University)

SCAAT: Secure Cache Alternative Address Table for Mitigating Cache Logical Side-Channel Attacks 213
Ameer Shalabi (Tallinn University of Technology, Estonia), Tara Ghasempouri (Tallinn University of Technology, Estonia), Peeter Ellervee (Tallinn University of Technology, Estonia), and Jaan Raik (Tallinn University of Technology, Estonia)

Are ring Oscillators without a Combinatorial Loop Good Enough for Hardware Trojan Detection? 218
Lampros Pyrgas (Industrial Systems Institute / "Athena" RIC - Greece, University of the Peloponnese - Greece), Aliki Panagiotarou (University of Patras - Greece), and Paris Kitsos (Industrial Systems Institute / "Athena" RIC - Greece , University of the Peloponnese - Greece)

RISC-V Extension for Lightweight Cryptography 222
Etienne Tehrani (Telecom Paris), Tarik Graba (Telecom Paris), Abdelmalek Si Merabet (Telecom Paris), and Jean-Luc Danger (Telecom Paris)

AHSA-3

FPGA-Based SPHINCS+ Implementations: Mind the Glitch 229
Dorian Amiet (HSR Hochschule für Technik Rapperswil), Lukas Leuenberger (HSR Hochschule für Technik Rapperswil), Andreas Curiger (Securosys SA), and Paul Zbinden (HSR Hochschule für Technik Rapperswil)

Evaluation of the Sensitivity of RRAM Cells to Optical Fault Injection Attacks 238
Dmytro Petryk (IHP – Leibniz-Institut für innovative Mikroelektronik, Germany), Zoya Dyka (IHP – Leibniz-Institut für innovative Mikroelektronik, Germany), Eduardo Perez (IHP – Leibniz-Institut für innovative Mikroelektronik, Germany), Mamathamba Kalishettyhalli Mahadevaiah (IHP – Leibniz-Institut für innovative Mikroelektronik, Germany), Ievgen Kabin (IHP – Leibniz-Institut für innovative Mikroelektronik, Germany), Christian Wenger (IHP – Leibniz-Institut für innovative Mikroelektronik, Germany; BTU Cottbus-Senftenberg, Germany), and Peter Langendörfer (IHP – Leibniz-Institut für innovative Mikroelektronik, Germany; BTU Cottbus-Senftenberg, Germany)

CONFIDAENT : Control FLow Protection with Instruction and Data Authenticated ENcrypTion .. 246
Olivier Savry (Univ. Grenoble Alpes, CEA, LETI, France), Mustapha El Majihi (Univ. Grenoble Alpes, CEA, LETI, France), and Thomas Hiscock (Univ. Grenoble Alpes, CEA, LETI, France)

A Programmable SoC Implementation of the DGK Cryptosystem for Privacy-Enhancing Technologies 254
Milad Bahadori (University of Helsinki) and Kimmo Jarvinen (University of Helsinki)

AHSA-4

Novel Bloom Filter Algorithms and Architectures for Ultra-High-Speed Network Security Applications 262
Arish Sateesan (KU Leuven, Belgium), Jo Vliegen (KU Leuven, Belgium), Joan Daemen (Radboud University, The Netherlands), and Nele Mentens (KU Leuven, Belgium; Leiden University, The Netherlands)

Breaking a fully Balanced ASIC Coprocessor Implementing Complete Addition Formulas on Weierstrass Elliptic Curves 270
Ievgen Kabin (IHP – Leibniz-Institut für innovative Mikroelektronik, Frankfurt (Oder), Germany), Zoya Dyka (IHP – Leibniz-Institut für innovative Mikroelektronik, Frankfurt (Oder), Germany), Dan Klann (IHP – Leibniz-Institut für innovative Mikroelektronik, Frankfurt (Oder), Germany), Nele Mentens (ES&S and imec-COSIC/ESAT, KU Leuven, Belgium; LIACS, Leiden University, Leiden, The Netherlands), Lejla Batina (Digital Security Group, Radboud University, Nijmegen, The Netherlands), and Peter Langendoerfer (IHP – Leibniz-Institut für innovative Mikroelektronik, Frankfurt (Oder), Germany; BTU Cottbus-Senftenberg, Cottbus, Germany)

Lightweight Security Data Streaming, Based on Reconfigurable Logic, for FPGA Platform 277
Marios Tsavos (SCYTALE Group, Computer Engineering & Informatics Department (CEID), University of Patras, Patra, Hellas), Nicolas Sklavos (SCYTALE Group, Computer Engineering & Informatics Department (CEID), University of Patras, Patra, Hellas), and George Alexiou (Computer Engineering & Informatics Department (CEID), University of Patras, Patra, Hellas)

Novel Controller for Dummy Rounds Scheme DPA Countermeasure 281
Petr Moucha (Czech Technical University in Prague, Czech Republic), Stanislav Jeřábek (Czech Technical University in Prague, Czech Republic), and Martin Novotný (Czech Technical University in Prague, Czech Republic)

ASHWPA: Advanced Systems in Healthcare, Wellness and Personal Assistance

ASHWPA-1

Challenges and Opportunities of IoT and AI in Pneumology 285
Maurizio Mongelli (National Research Council of Italy (CNR) - IEIIT Institute), Vanessa Orani (National Research Council of Italy (CNR) - IEIIT Institute), Enrico Cambiaso (National Research Council of Italy (CNR) - IEIIT Institute), Ivan Vaccari (National Research Council of Italy (CNR) - IEIIT Institute), Alessia Paglialonga (National Research Council of Italy (CNR) - IEIIT Institute), Fulvio Braido (IRCCS Ospedale Policlinico San Martino University of Genoa), and Chiara Eva Catalano (National Research Council of Italy (CNR) - IMATI Institute)

An Hardware Recurrent Neural Network for Wearable Devices 293
Emanuele Torti (University of Pavia), Cristina D'Amato (University of Pavia), Giovanni Danese (University of Pavia), and Francesco Leporati (University of Pavia)

On a Security-Oriented Design Framework for Medical IoT Devices: The Hardware Security Perspective 301
Konstantinos Nomikos (University of Piraeus, Greece), Athanasios Papadimitriou (University of Piraeus, Greece), George Stergiopoulos (Athens University of Economics and Business), Dimitris Koutras (University of Piraeus, Greece), Mihalis Psarakis (University of Piraeus, Greece), and Panayiotis Kotzanikolaou (University of Piraeus, Greece)

ASHWPA-2

Low Power Tiny Binary Neural Network with Improved Accuracy in Human Recognition Systems 309
Antonio De Vita (University of Salerno, Italy), Danilo Pau (System Research and Applications, STMicroelectronics), Luigi Di Benedetto (University of Salerno, Italy), Alfredo Rubino (University of Salerno, Italy), Frédéric Pétrot (University of Grenoble Alpes, France), and Gian Domenico Licciardo (University of Salerno, Italy)

An Active Implant to Restore Dental Proprioceptivity 316
José Machado da Silva (INESC TEC and University of Porto), Ilaria Cerrone (University of Porto), Daniel Malagon (University of Porto), Jorge Marinho (Instituto Português de Oncologia), Stephen Mundy (International Iberian Nanotechnology Laboratory), João Gaspar (International Iberian Nanotechnology Laboratory), and Joaquim Gabriel Mendes (University of Porto)

System Architecture and Security Issues of Smartphone-Based Point-of-Care Devices 320
Christian Zajc (Infineon Technologies Austria AG and Institute for Technical Informatics, Graz University of Technology), Gerald Holweg (Infineon Technologies Austria AG), and Christian Steger (Institute for Technical Informatics, Graz University of Technology)

DCPS: Design of Cyber-Physical Systems

Kamel: IP-XACT Compatible Intermediate Meta-Model for IP Generation 325
Antti Rautakoura (Tampere University, Finland), Matti Käyrä (Tampere University, Finland), Timo D. Hämäläinen (Tampere University, Finland), Wolfgang Ecker (Infineon Technologies AG, Germany), Esko Pekkarinen (Tampere University, Finland), and Mikko Teuho (Tampere University, Finland)

AxBy: Approximate Computation Bypass for Data-Intensive Applications 332
Dongning Ma (Villanova University) and Xun Jiao (Villanova University)

Design of a 32-bit, Dual Pipeline Superscalar RISC-V Processor on FPGA 340
Gokulan T (Indian Institute of Science), Akshay Muraleedharan (Indian Institute of Science), and Kuruvilla Varghese (Indian Institute of Science)

EPDSD: European Projects in Digital System Design

EPSD-1

UP2DATE: Safe and Secure over-the-air Software Updates on High-Performance Mixed-Criticality Systems 344
Irune Agirre (Ikerlan), Peio Onaindia (Ikerlan), Tomasso Poggi (Ikerlan), Irune Yarza (Ikerlan), Francisco J. Cazorla (Barcelona Supercomputing Center), Leonidas Kosmidis (Barcelona Supercomputing Center), Kim Gruttner (OFFIS Institute for Information Technology), Mohammed Abuteir (TTTech), Jan Loewe (IAV GmbH), Juan M. Orbegozo (CAF Signalling), and Stefania Botta (Marelli)

The VALU3S ECSEL Project: Verification and Validation of Automated Systems Safety and Security 352
Raul Barbosa (University of Coimbra, Portugal), Stylianos Basagiannis (United Technologies Research Centre, Ireland), Georgios Giantamidis (United Technologies Research Centre, Ireland), Hauke Becker (NXP Semiconductor, Germany), Enrico Ferrari (Rulex Innovation Labs S.r.l., Italy), Jasmin Jahic (Fraunhofer IESE, Germany), Alper Kanak (ERARGE, Turkey), Mikel Labayen Esnaola (ATO R&D Engineer en CAF Signalling, Spain), Vanessa Orani (CNR-IEIIT, Italy), David Miguel Ramalho Pereira (Universidade do Porto, Portugal), Luigi Pomante (University of L'Aquila, Italy), Rupert Schlick (Austrian Institute of Technology, Austria), Aleš Smrčka (Brno University of Technology, Czechia), Ahmet Yazici (Eskisehir Osmangazi University, Turkey), Peter Folkesson (Research Institutes of Sweden, Sweden), and Behrooz Sangchoolie (Research Institutes of Sweden, Sweden)

Programmable Systems for Intelligence in Automobiles (PRYSTINE): Technical Progress After Year 2 …… 360
Norbert Druml (Infineon Technologies Austria AG), Björn Debaillie (Interuniversitair Microelectronica Centrum), Andrei Anghel (Universitatea Politehnica Din Bucuresti), Nicolae-Catalin Ristea (Universitatea Politehnica Din Bucuresti), Jonas Fuchs (Friedrich-Alexanderuniversitaet Erlangen Nuernberg), Anand Dubey (Friedrich-Alexanderuniversitaet Erlangen Nuernberg), Torsten Reißland (Friedrich-Alexanderuniversitaet Erlangen Nuernberg), Maike Hartstern (BMW Group), Viktor Rack (BMW Group), Anna Ryabokon (TTTech Computertechnik AG), Kaspars Ozols (Elektronikas Un Datorzinatnu Instituts), Rihards Novickis (Elektronikas Un Datorzinatnu Instituts), Aleksandrs Levinskis (Elektronikas Un Datorzinatnu Instituts), Omar Veledar (AVL LIST GMBH), Georg Macher (Graz University of Technology), Johannes Jany-Luig (AVL LIST GMBH), Selim Solmaz (Kompetenzzentrum - Das Virtuelle Fahrzeug, Forschungsgesellschaft mbH), Jakob Reckenzaun (Kompetenzzentrum - Das Virtuelle Fahrzeug, Forschungsgesellschaft mbH), Naveen Mohan (Kungliga Tekniska Hoegskolan), Shai Ophir (Starhome), Georg Stettinger (Kompetenzzentrum - Das Virtuelle Fahrzeug, Forschungsgesellschaft mbH), Sergio Diaz (Fundacion Tecnalia Research & Innovation), Mauricio Marcano (Fundacion Tecnalia Research & Innovation), Jorge Villagra (Agencia Estatal Consejo Superior De Investigaciones Cientificas), Andrea Castellano (RE:LAB S.R.L.), Rutger Beekelaar (Nederlandse Organisatie Voor Toegepast Natuurwetenschappelijk Onderzoek TNO), Fabio Tango (Centro Ricerche Fiat SCPA), Jarno Vanne (Tampereen korkeakoulusaatio sr), Kalle Holma (Nokia Solutions and Networks OY), Oğuz İçoğlu (Ford Otomotiv Sanayi Anonim Sirketi), and George Dimitrakopoulos (Harokopio University)

SELENE: Self-Monitored Dependable Platform for High-Performance Safety-Critical Systems ……. 370
Carles Hernández (Universitat Politècnica de València), Jose Flich (Universitat Politècnica de València), Roberto Paredes (Universitat Politècnica de València), Charles-alexis Lefebvre (Ikerlan), Imanol Allende (Ikerlan), Jaume Abella (Barcelona Supercomputing Center), David Trilla (Barcelona Supercomputing Center), Martin Matschnig (SIEMENS Corporate Technology (Austria)), Bernhard Fischer (SIEMENS Corporate Technology (Austria)), Konrad Schwarz (Siemens AG (Germany)), Jan Kiszka (SIEMENS AG (Germany)), Martin Rönnbäck (Cobham Gaisler), Johan Klockars (Cobham Gaisler), Nicholas Mc Guire (OpenTech EDV Research), Franz Rammerstorfer (Virtual Vehicle Research), Christian Schwarzl (Virtual Vehicle Research), Franck Wartel (Airbus Defence and Space (France)), Dierk Lüdemann (Airbus Defence and Space (Germany)), and Mikel Labayen (CAFsignalling)

EPSD-2

Design and Management of Image Processing Pipelines within CPS: 2 Years of Experience from the FitOptiVis ECSEL Project 378
Luigi Pomante (Università degli Studi dell'Aquila, Italy), Francesca Palumbo (Università degli Studi di Sassari, Italy), Claudia Rinaldi (Università degli Studi dell'Aquila, Italy), Giacomo Valente (Università degli Studi dell'Aquila, Italy), Carlo Sau (Università degli Studi di Cagliari, Italy), Tiziana Fanni (Università degli Studi di Sassari, Italy), Frank Van der Linden (Philips, Netherlands), Twan Basten (Eindhoven University of Technology, Netherlands), Marc Geilen (Eindhoven University of Technology, Netherlands), Geran Peeren (Philips, Netherlands), Jiří Kadlec (Institute of Information Theory and Automation, Czechia), Pekka Jääskeläinen (Tampere University of Technology, Finland), Marcos Martinez (Thales Alenia Space, Spain), Jukka Saarinen (Nokia, Finland), Tero Säntti (University Turku, Finland), Maria Katiuscia Zedda (Abinsula, Italy), Victor Sanchez (TU Eindhoven, Netherlands), Dip Goswami (Eindhoven University of Technology, Netherlands), Zaid Al-Ars (TU Delft, Netherlands), and Ad de Beer (Philips, Netherlands)

MULTI-Modal Imaging of FOREnsic SciEnce Evidence: MULTI-FORESEE Project 386
Nicolas Sklavos (SCYTALE Group, Computer Engineering & Informatics Department, (CEID) Univeristy of Patras) and Simona Francese (Sheffield Hallam University, Centre for Mass Spectrometry Imaging, Biomolecular Science Research Centre, Sheffield, UK)

The ECSEL FRACTAL Project: A Cognitive Fractal and Secure edge Based on a Unique Open-Safe-Reliable-Low Power Hardware Platform Node 393
Aizea Lojo (Ikerlan), Leire Rubio (Ikerlan), Jesus Miguel Ruano (Ikerlan), Tania Di Mascio (Università degli studi dell'Aquila), Luigi Pomante (Università degli studi dell'Aquila), Enrico Ferrari (Rulex), Ignacio Garcìa Vega (Soros Gabinete), Frank K. Gürkaynak (ETH), Mikel Labayen Esnaola (CAF Signalling), Vanessa Orani (National Research Council of Italy (CNR) - IEIIT Institute), and Jaume Abella (Barcelona Supercomputing Center)

FTET: Future Trends in Emerging Technologies

FTET-1

Design Space Exploration in the Mapping of Reversible Circuits to IBM Quantum Computers 401
Philipp Niemann (University of Bremen / DFKI GmbH), Alexandre A. A. de Almeida (School of Engineering, Ilha Solteira, Sao Paulo State University, Brazil), Gerhard Dueck (University of New Brunswick, Canada), and Rolf Drechsler (University of Bremen / DFKI GmbH)

ToPoliNano and Fiction: Design Tools for Field-Coupled Nanocomputing 408
Umberto Garlando (Politecnico di Torino), Marcel Walter (University of Bremen), Robert Wille (Johannes Kepler University Linz), Fabrizio Riente (Politecnico di Torino), Frank Sill Torres (German Aerospace Center (DLR)), and Rolf Drechsler (University of Bremen)

Preliminary Findings on Tools for the Analysis of Mental Activity of Programmers using EEG Data from Portable Devices 416
Rozaliya Amirova (Innopolis University), Vladimir Ivanov (Innopolis University), Sergey Masyagin (Innopolis University), Aldo Spallone (Rudn University), and Giancarlo Succi (Innopolis University)

FTET-2

Design of Compact Integrated Photonic Crystal NAND and NOR Logic Gates 420
Luis Eduardo Pedraza Caballero (Universidade Federal de Minas Gerais, Brazil), Michelle Lynn Povinelli (University of Southern California, USA), Jhonattan Córdoba Ramírez (Universidade Federal de Minas Gerais, Brazil), Paulo Sérgio Soares Guimarães (Universidade Federal de Minas Gerais, Brazil), and Omar Paranaiba Vilela Neto (Universidade Federal de Minas Gerais, Brazil)

Geometric Refactoring of Quantum and Reversible Circuits: Quantum Layout 428
Martin Lukac (Nazarbayev University, Kazakhstan), Saadat Nursultan (Nazarbayev University, Kazakhstan), Georgiy Krylov (University of New Brunswick, Canada), and Oliver Keszöcze (Friedrich-Alexander-Universitat Erlangen-Nurnberg, Germany)

Online GPUAnalysis using Adaptive DMA Controlled by Softcore for 2D Detectors 436
Raphaël Ponsard (The European Synchrotron Radiation Facility, France), Nicolas Janvier (The European Synchrotron Radiation Facility, France), Dominique Houzet (GIPSA-LAB Grenoble Alpes University, France), Vincent Fristot (GIPSA-LAB Grenoble Alpes University), and Wassim Mansour (The European Synchrotron Radiation Facility, France)

ASAASIT: Architectures and Systems for Automotive, Aeronautic, Space and Intelligent Transportation

ASAASIT-1

Architecture of a Public Transport Supervision System Using Hybridization Models Based on Real and Predictive Data 440
Ahmed Amrani (IRT SystemX, Palaiseau, France), Hakim Arezki (RATP, Paris, France), David Lellouche (RATP, Paris, France), Vivien Gazeau (RATP, Paris, France), Corinne Fillol (RATP, Paris, France), Oussama Allali (Cosmotech, Lyon, France), and Thomas Lacroix (Cosmotech, Lyon, France)

A Hybrid Timestamping Approach for Multi-Sensor Perception Systems 447
Josef Steinbaeck (Infineon Technologies Austria AG, Graz, Austria), Christian Steger (Graz University of Technology, Graz, Austria), Eugen Brenner (Graz University of Technology, Graz, Austria), and Norbert Druml (Infineon Technologies Austria AG, Graz, Austria)

Energy-Optimized Elastic Application Distribution for Automotive Systems in Hybrid Cloud Architectures 455
Philipp Weber (Technical University of Munich, Germany), Philipp Weiss (Technical University of Munich, Germany), Dominik Reinhardt (BMW Research Center, Germany), and Sebastian Steinhorst (Technical University of Munich, Germany)

ASAASIT-2

Enabling Fail-Operational Behavior and Degradation for Safety-Critical Automotive 3D Flash LiDAR Systems 463
Andreas Strasser (Graz University of Technology), Philipp Stelzer (Graz University of Technology), Felix Warmer (Graz University of Technology), Christian Steger (Graz University of Technology), and Norbert Druml (Infineon Technologies Austria AG)

Adaptive MEMS Mirror Control for Reliable Automotive Driving Assistance Applications 469
Ievgeniia Maksymova (Infineon Technologies Austria AG, Austria \ Graz University of Technology, Austria), Philipp Greiner (Infineon Technologies Austria AG, Austria), Christian Steger (Graz University of Technology, Austria), Leonhard Christian Niedermueller (Infineon Technologies Austria AG, Austria), and Norbert Druml (Infineon Technologies Austria AG, Austria)

Assuring the Safety of End-to-End Learning-Based Autonomous Driving through Runtime Monitoring 476
Jörg Grieser (Clausthal University of Technology, Germany), Meng Zhang (Clausthal University of Technology, Germany), Tim Warnecke (Clausthal University of Technology, Germany), and Andreas Rausch (Clausthal University of Technology, Germany)

Design of Radiation Hardened RADFET Readout System for Space Applications 484
Marko Andjelkovic (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany), Aleksandar Simevski (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany), Junchao Chen (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany), Oliver Schrape (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany), Zoran Stamenkovic (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany), Milos Krstic (IHP - Leibniz-Institut für innovative Mikroelektronik, Germany), Stefan Ilic (University of Nis, Serbia), Luka Spahic (University of Nis, Serbia), Laza Kostic (University of Nis, Serbia), Goran Ristic (University of Nis, Serbia), Aleksandar Jaksic (Tyndall, Ireland), Alberto J. Palma (University of Granada, Spain), Alberto Lallena (University of Granada), and Miguel Angel Carvajal (University of Granada, Spain)

SDCIS: System Design for Collaborating Intelligent Systems

Key Enabling Technologies for Drones 489
Mahmoud Hussein (CEA, LIST, Software and System Engineering Department (DILS), France), Réda Nouacer (CEA, LIST, Software and System Engineering Department (DILS), France), Yassine Ouhammou (LIAS/ISAE-ENSMA, Futuroscope, France), Eugenio Villar (Microelectronics Engineering Group, TEISA Dpt. University of Cantabria Santander, Spain), Federico Corradi (Ultra Low Power Systems for IoT, Stichting IMEC Nederland, Eindhoven, Netherlands), Carlo Tieri (TEKNE S.R.L, Province of Chieti, Italy), and Rodrigo Castiñeira (Indra Sistemas SA (INDRA), Spain)

Drones for Inspection of Overhead Power Lines with Recharge Function 497
Gerd Vom Bögel (Fraunhofer Institute for Microelectronic Circuits and Systems IMS), Linda Cousin (Fraunhofer Institute for Microelectronic Circuits and Systems IMS), Nicolai Iversen (University of Southern Denmark), Emad Samuel Malki Ebeid (University of Southern Denmark), and Andreas Hennig (Fraunhofer Institute for Microelectronic Circuits and Systems IMS)

Cloud to Cable: A Drone Framework for Autonomous Power Line Inspection 503
Oscar Bowen Schofield (University of Southern Denmark, Denmark), Kasper Hoj Lorenzen (University of Southern Denmark), and Emad Ebeid (University of Southern Denmark)

AMDL: Applications, Architectures, Methods and Tools for Machine and Deep Learning

AMDL-1

Impact of the Array Shape and Memory Bandwidth on the Execution Time of CNN Systolic Arrays 510
Eduardo Yago (Universitat Politècnica de València), Pau Castelló (Universitat Politècnica de València), Salvador Petit (Universitat Politècnica de València), María E. Gómez (Universitat Politècnica de València), and Julio Sahuquillo (Universitat Politècnica de València)

Combining Machine Learning and Formal Techniques for Small Data Applications - A Framework to Explore New Structural Materials 518
Rolf Drechsler (University of Bremen / DFKI Bremen, Germany), Sebastian Huhn (University of Bremen / DFKI Bremen, Germany), and Christina Plump (University of Bremen)

DNNZip: Selective Layers Compression Technique in Deep Neural Network Accelerators 526
Habiba Lahdhiri (CY Cergy Paris University, ENSEA, CNRS, France), Maurizio Palesi (University of Catania, Italy), Salvatore Monteleone (CY Cergy Paris University, ENSEA, CNRS, France), Davide Patti (University of Catania, Italy), Giuseppe Ascia (University of Catania, Italy), Jordane Lorandel (CY Cergy Paris University, ENSEA, CNRS, France), Emmanuelle Bourdel (CY Cergy Paris University, ENSEA, CNRS, France), and Vincenzo Catania (University of Catania, Italy)

Data Footprint Reduction in DNN Inference by Sensitivity-Controlled Approximations with Online Arithmetic 534
Abdus Sami Hassan (Chosun University), Tooba Arifeen (Chosun University), and Jeong-A Lee (Chosun University)

AMDL-2

Toward unsupervised Human Activity Recognition on Microcontroller Units 542
Pierre-Emmanuel Novac (Université Côte d'Azur, CNRS, LEAT, France), Adrien Russo (Université Côte d'Azur, CNRS, LEAT, France), Benoît Miramond (Université Côte d'Azur, CNRS, LEAT, France), Alain Pegatoquet (Université Côte d'Azur, CNRS, LEAT, France), François Verdier (Université Côte d'Azur, CNRS, LEAT, France), and Andrea Castagnetti (Ellcie Healthy, France)

PET-to-MLIR: A polyhedral front-end for MLIR 551
Konrad Komisarczyk (Eindhoven University of Technology), Lorenzo Chelini (Eindhoven University of Technology), Kanishkan Vadivel (Eindhoven University of Technology), Roel Jordans (Eindhoven University of Technology), and Henk Corporaal (Eindhoven University of Technology)

Crop Type Classification Based on Machine Learning with Multitemporal Sentinel-1 Data 557
Jacob Høxbroe Jeppesen (Aarhus University, Denmark), Rune Hylsberg Jacobsen (Aarhus University, Denmark), and Rasmus Nyholm Jørgensen (Aarhus University, Denmark)

Embedded Object Detection Applying Deep Neural Networks in Railway Domain 565
Mikel Etxeberria-Garcia (Ikerlan Technology Research Centre, Spain), Fernando Eizaguirre (Ikerlan Technology Research Centre, Spain), Joanes Plazaola (Ikerlan Technology Research Centre, Spain), Unai Muñoz (Ikerlan Technology Research Centre, Spain), and Maider Zamalloa (Ikerlan Technology Research Centre, Spain)

SPCPS: Security and Privacy of Cyber-Physical Systems

SDCPS-1

Strengthening Post-Quantum Security for Automotive Systems 570
Tim Fritzmann (Technical University of Munich, Germany), Jonas Vith (Technical University of Munich, Germany), and Johanna Sepúlveda (AIRBUS Defence and Space GmbH, Germany)

A Lightweight Blockchain-Based Technique for Anti-Tampering in Wireless Sensor Networks 577
Walter Tiberti (University of L'Aquila), Alessio Carmenini (University of L'Aquila), Luigi Pomante (University of L'Aquila), and Dajana Cassioli (University of L'Aquila)

Intrusion Detection for SOME/IP: Challenges and Opportunities 583
Tobias Gehrmann (Corporate Research, Robert Bosch GmbH) and Paul Duplys (Corporate Research, Robert Bosch GmbH)

SDCPS-2

SEAMLESS Project: Development of a Performing Secure Platform for IEEE 802.15.4 WSN Applications 588
Luigi Pomante (University of L'Aquila), Marco Pugliese (University of L'Aquila), Luciano Bozzi (MODIS Consulting s.r.l.), Diego Grimani (Ro Technology s.r.l.), and Fortunato Santucci (University of L'Aquila)

A Formal Model for the Automatic Configuration of Access Protection Units in MPSoC-Based Embedded Systems 596
Tobias Dörr (Karlsruhe Institute of Technology (KIT), Germany), Timo Sandmann (Karlsruhe Institute of Technology (KIT), Germany), and Jürgen Becker (Karlsruhe Institute of Technology (KIT), Germany)

Towards Formalization of Enhanced Privacy ID (EPID)-Based Remote Attestation in Intel SGX 604
Muhammad Usama Sardar (Technische Universität Dresden (TU Dresden)), Do Le Quoc (Technische Universität Dresden (TU Dresden)), and Christof Fetzer (Technische Universität Dresden (TU Dresden))

DTFT: Dependability, Testing and Fault Tolerance in Digital Systems

DTFT-1

Active Redundant Hardware Architecture for Increased Reliability in FPGA-Based Nuclear Reactors Critical Systems 608
Marcos Santana Farias (Nuclear Engineering Institute, Brazil), Nadia Nedjah (State University of Rio de Janeiro, Brazil), and Paulo Victor R. de Carvalho (Nuclear Engineering Institute, Brazil)

Design Concept for Radiation-Hardening of Triple Modular Redundancy TSPC Flip-Flops 616
Oliver Schrape (IHP GmbH, Germany), Marko Andjelkovic (IHP GmbH, Germany), Anselm Breitenreiter (IHP GmbH, Germany), Alexey Balashov (IHP GmbH, Germany), and Miloš Krstić (IHP GmbH, Germany)

Evaluation of Fault Tolerant Online Scheduling Algorithms for CubeSats 622
Petr Dobiáš (Univ Rennes, Inria, CNRS, IRISA, France), Emmanuel Casseau (Univ Rennes, Inria, CNRS, IRISA, France), and Oliver Sinnen (PARC Lab, University of Auckland, New Zealand)

DTFT-2

An Approach to Cost-Efficient Fault Tolerance in Inherently Redundant Fail-Operational Systems 630
Tobias Dörr (Karlsruhe Institute of Technology (KIT), Germany), Timo Sandmann (Karlsruhe Institute of Technology (KIT), Germany), Patrick Friederich (Vector Informatik GmbH, Germany), Arnd Leitner (Schaeffler Automotive Buehl GmbH & Co. KG, Germany), and Jürgen Becker (Karlsruhe Institute of Technology (KIT), Germany)

Adjustable Self-Healing Methodology for Accelerated Functions in Heterogeneous Systems 638
Mohammad Riazati (Mälardalen University, Sweden), Tara Ghasempouri (Tallinn University of Technology, Estonia), Masoud Daneshtalab (Mälardalen University, Sweden), Jaan Raik (Tallinn University of Technology, Estonia), Mikael Sjödin (Mälardalen University, Sweden), and Björn Lisper (Mälardalen University, Sweden)

Implementation-Independent Functional Test for Transition Delay Faults in Microprocessors 646
Adeboye Stephen Oyeniran (Tallinn University of Technology, Estonia), Raimund Ubar (Tallinn University of Technology, Estonia), Maksim Jenihhin (Tallinn University of Technology, Estonia), and Jaan Raik (Tallinn University of Technology, Estonia)

Quantitative and Qualitative Evaluation Methods of Automotive Time of Flight Based Sensors..... 651
Caterina Nahler (Graz University of Technology), Christian Steger (Graz University of Technology), and Norbert Druml (Infineon Technologies Austria AG)

Trading the Reliability of Approximate TMR in FPGAs with the Cost of Mitigation 660
Umar Afzaal (Chosun University) and Jeong A Lee (Chosun University)

DTFT-3

Non-Homogeneous Continuous Time Markov Chains Calculations 664
Jan Řezníček (Czech Technical University in Prague, Czech Republic), Martin Kohlík (Czech Technical University in Prague, Czech Republic), and Hana Kubátová (Czech Technical University in Prague, Czech Republic)

Evaluating Convolutional Neural Networks Reliability Depending on their Data Representation 672
Annachiara Ruospo (Politecnico di Torino, Italy), Alberto Bosio (INL, Ecole Centrale de Lyon, France), Alessandro Ianne (Politecnico di Torino, Italy), and Ernesto Sanchez (Politecnico di Torino, Italy)

Hardening of Smart Electronic Lock Software Against Random and Deliberate Faults 680
Jakub Lojda (Brno University of Technology, Czech Republic), Richard Panek (Brno University of Technology, Czech Republic), Jakub Podivinsky (Brno University of Technology, Czech Republic), Ondrej Cekan (Brno University of Technology, Czech Republic), Martin Krcma (Brno University of Technology, Czech Republic), and Zdenek Kotasek (Brno University of Technology, Czech Republic)

Evaluation of the SEU Faults Coverage of a Simple Fault Model for Application-Oriented FPGA Testing 684
Jaroslav Borecký (Czech Technical University in Prague, FIT), Robert Hülle (Czech Technical University in Prague, FIT), and Petr Fišer (Czech Technical University in Prague, FIT)

Author Index **693**