

*Article*



# **Al2O<sup>3</sup> Layers Grown by Atomic Layer Deposition as Gate Insulator in 3C-SiC MOS Devices**

**Emanuela Schilirò** \*[,](https://orcid.org/0000-0001-9423-1413) Patrick Fiorenza **D**, Raffaella Lo Nigro, Bruno Galizia **D**, G[ius](https://orcid.org/0000-0002-0074-0469)eppe Greco **D**, **Salvatore Di Franco, Corrado Bongiorno, Francesco La Via [,](https://orcid.org/0000-0002-6842-581X) Filippo Giannazzo and Fabrizio Roccaforte**

> Consiglio Nazionale delle Ricerche, Istituto per la Microelettronica e Microsistemi (CNR-IMM), Strada VIII 5, Zona Industriale, 95121 Catania, Italy; patrick.fiorenza@imm.cnr.it (P.F.); raffaella.lonigro@imm.cnr.it (R.L.N.); bruno.galizia@imm.cnr.it (B.G.); giuseppe.greco@imm.cnr.it (G.G.); salvatore.difranco@imm.cnr.it (S.D.F.); corrado.bongiorno@imm.cnr.it (C.B.); francesco.lavia@imm.cnr.it (F.L.V.); filippo.giannazzo@imm.cnr.it (F.G.); fabrizio.roccaforte@imm.cnr.it (F.R.)

**\*** Correspondence: emanuela.schiliro@imm.cnr.it

**Abstract:** Metal-oxide-semiconductor (MOS) capacitors with  $A1<sub>2</sub>O<sub>3</sub>$  as a gate insulator are fabricated on cubic silicon carbide (3C-SiC).  $\operatorname{Al_2O_3}$  is deposited both by thermal and plasma-enhanced Atomic Layer Deposition (ALD) on a thermally grown 5 nm SiO<sub>2</sub> interlayer to improve the ALD nucleation and guarantee a better band offset with the SiC. The deposited  $A<sub>1</sub>O<sub>3</sub>/SiO<sub>2</sub>$  stacks show lower negative shifts of the flat band voltage V<sub>FB</sub> (in the range of about  $-3$  V) compared with the conventional single SiO<sub>2</sub> layer (in the range of −9 V). This lower negative shift is due to the combined effect of the Al<sub>2</sub>O<sub>3</sub> higher permittivity ( $\varepsilon$  = 8) and to the reduced amount of carbon defects generated during the short thermal oxidation process for the thin  $\mathrm{SiO}_2$ . Moreover, the comparison between thermal and plasma-enhanced ALD suggests that this latter approach produces  $\rm Al_2O_3$  layers possessing better insulating behavior in terms of distribution of the leakage current breakdown. In fact, despite both possessing a breakdown voltage of 26 V, the T-ALD  $\text{Al}_2\text{O}_3$  sample is characterised by a higher current density starting from 15 V. This can be attributable to the slightly inferior quality (in terms of density and defects) of  $AI_2O_3$  obtained by the thermal approach and, which also explains its non-uniform dC/dV distribution arising by SCM maps.

**Keywords:** high-κ; dielectrics; ALD; WBG; 3C-SiC

### **1. Introduction**

The cubic polytype of silicon carbide (3C-SiC) has a smaller energy gap ( $E<sub>g</sub> = 2.36$  eV) [\[1](#page-7-0)[,2\]](#page-7-1) compared to the hexagonal 4H-SiC ( $E_g = 3.26$  eV) [\[3\]](#page-7-2), but it possesses a higher electron mobility and saturation velocity [\[4–](#page-7-3)[8\]](#page-7-4). Moreover, it exhibits a larger conduction band offset (3.7 eV) [\[9\]](#page-7-5) with  $SiO<sub>2</sub>$  than  $4H-SiC$  (2.7 eV). Hence, differently from the  $4H-SiC/SiO<sub>2</sub>$  system where they are aligned with the conduction band edge of 4H-SiC, the near-interface-oxide-traps (NIOTs) inside the insulator in the  $3C-SiC/SiO<sub>2</sub>$  system lie above the Fermi level and hence they are electrically inactive [\[10](#page-7-6)[,11\]](#page-7-7). Furthermore, the lower position of the 3C-SiC conduction band edge with respect to the  $SiO<sub>2</sub>$  conduction band edge results immune to the interface states that are peculiar of the  $SiO<sub>2</sub>/4H-SiC$  interface [\[6\]](#page-7-8). This can lead to a higher inversion electron channel mobility (>200 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> [\[12\]](#page-7-9)) in 3C-SiC Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) compared to those fabricated using the 4H-poly-type.

Silicon dioxide  $(SiO<sub>2</sub>)$  is the native oxide of SiC that can be obtained by a thermal oxidation process of the material [\[13,](#page-7-10)[14\]](#page-7-11). However, its electrical behavior is adversely affected by the large number of defects [\[9,](#page-7-5)[15\]](#page-7-12) (e.g., carbon clusters and dangling bonds produced during oxidation), which results in a large negative shift of the flat band voltage  $(V_{FB})$  [\[8](#page-7-4)[,16](#page-8-0)[,17\]](#page-8-1). Another issue is the response of the MOS system to the application of high voltages. In particular, in blocking configuration, the distribution of the electric field inside the insulator  $(E_{ins})$  and the semiconductor  $(E_s)$  can be expressed by the Gauss' law,



**Citation:** Schilirò, E.; Fiorenza, P.; Lo Nigro, R.; Galizia, B.; Greco, G.; Di Franco, S.; Bongiorno, C.; La Via, F.; Giannazzo, F.; Roccaforte, F. Al<sub>2</sub>O<sub>3</sub> Layers Grown by Atomic Layer Deposition as Gate Insulator in 3C-SiC MOS Devices. *Materials* **2023**, *16*, 5638. [https://doi.org/10.3390/](https://doi.org/10.3390/ma16165638) [ma16165638](https://doi.org/10.3390/ma16165638)

Academic Editor: Alexander A. Lebedev

Received: 1 August 2023 Revised: 10 August 2023 Accepted: 14 August 2023 Published: 15 August 2023



**Copyright:** © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/)  $4.0/$ ).

 $E_{ins} = (\kappa_s / \kappa_{ins})E_s$ , where  $\kappa_{ins}$  and  $\kappa_s$  are the insulator and semiconductor permittivity values. Considering the permittivity values of  $SiO<sub>2</sub>$  (3.9) and 3C-SiC (9.7), the  $SiO<sub>2</sub>$  layer is subjected to an electric field 2.5 higher than 3C-SiC. Hence, the  $SiO<sub>2</sub>$  gate insulator reliability is seriously compromised under high electric field. Moreover, using  $SiO<sub>2</sub>$  does not enable full exploitation of the high critical field of the underlying 3C-SiC substrate. Consequently, thicker drift layer must be used, which in turn increases the total device on-resistance [\[18\]](#page-8-2).

Insulators with high permittivity (the so-called "*high-κ*") can be a solution to overcome this limitation due to the better distribution of the electric field in the MOS system, which offers safer operating conditions in high voltage applications. Al2O<sup>3</sup> is a suitable *high-κ* oxide due to its permittivity value ( $\kappa \sim 9$ ), good thermal stability and relatively large band gap ( $\sim$ 7 eV) [\[19–](#page-8-3)[23\]](#page-8-4). The Atomic Layer Deposition (ALD) [\[24](#page-8-5)[,25\]](#page-8-6) is the best technique for the deposition of  $A_1Q_3$  thin layers with optimal thickness control, uniformity on large area, and high-quality interface  $[26-28]$  $[26-28]$ . The ALD growth of  $Al_2O_3$  thin films on SiC can be improved by the insertion of a nanometric  $SiO<sub>2</sub>$  interlayer (IL), which provides a larger amount of active nucleation sites than the bare SiC surface. Moreover, the introduction of SiO<sub>2</sub> IL between  $\text{Al}_2\text{O}_3$  and SiC is also convenient to guarantee a larger conduction band offset and finally to better prevent leakage phenomena [\[29](#page-8-9)[,30\]](#page-8-10). To date, the  $\text{Al}_2\text{O}_3$ deposited by ALD as gate dielectric on 3C-SiC is completely unexplored. Actually, it has been adopted by R. Oka et al. [\[16\]](#page-8-0) only as a thin interlayer between  $SiO<sub>2</sub>$  and 3C-SiC to improve the structural quality of their interface.

In this work, we report on the  $Al_2O_3$  thin film growth by ALD as an alternative insulator layer for 3C-SiC MOS capacitors using a very thin  $SiO<sub>2</sub>$  film as IL. In particular, the structural properties of  $A_2O_3/SiO_2$  stacks, of their interfaces on the underlying 3C-SiC but also their electrical behavior have been investigated by comparing the two different ALD approaches, namely the thermal (T-) and plasma-enhanced (PE-) ALD processes [\[31,](#page-8-11)[32\]](#page-8-12). Both approaches allow obtaining good quality high-κ dielectrics. However, some literature works [\[16](#page-8-0)[,22](#page-8-13)[,23,](#page-8-4)[31,](#page-8-11)[33,](#page-8-14)[34\]](#page-8-15) report on slight differences both in the quality of the grown highκ and in its interfacial properties, directly related to the different oxidation mechanism between the two methods. In particular, the studies conducted on other semiconductor materials [\[16](#page-8-0)[,32\]](#page-8-12) suggest that the more reactive action of the  $O_2$ -plasma produces  $Al_2O_3$ layers characterised by a higher mass density and lower amounts of the undesired carbon contaminations and unreacted OH- groups, which could act as active centres for electron trapping [\[35\]](#page-8-16).

Furthermore, the combination of several characterisation techniques, i.e., morphologicalstructural and electrical—either at a macroscopic scale or at a nano-scale—allowed the full comprehension of the insulating properties of the differently ALD deposited Al<sub>2</sub>O<sub>3</sub> films.

## **2. Materials and Methods**

A 10.2 µm thick 3C-SiC grown by chemical vapour deposition on Si (100) was employed as substrate [\[36\]](#page-8-17). Prior to the oxidation process, the 3C-SiC substrates were cleaned for ten minutes in an  $H_2$ SO<sub>4</sub>: $H_2O_2$  = 3:1 solution followed by ten minutes of etching in an HF: $H_2O = 1:5$  solution. A 5 nm SiO<sub>2</sub> IL was grown by a controlled dry oxidation process at 1150 °C for 5 min. Successively, the Al<sub>2</sub>O<sub>3</sub> layers were deposited on  $SiO_2/3C$ -SiC by either thermal- or plasma-enhanced ALD using trimethylaluminum (TMA) as an aluminium precursor and  $H_2O$  or  $O_2$ -plasma as co-reactants. Both processes were carried out at the deposition temperature of 250 ◦C. Meanwhile, the different growth rates of the T-ALD  $(\sim 0.9 \text{ Å/cycle})$  and the PE-ALD  $(\sim 1.2 \text{ Å/cycle})$  involve the use of a different number of deposition cycles (350 and 250 cycles for T- and PE-, respectively) to grow an  $A_2O_3$  layer with the same thickness of 30 nm.

The structural quality of  $AI_2O_3/SiO_2/3C-SiC$  stacks and their morphology were investigated by transmission electron microscopy (TEM) using a FEG-TEM JEOL 2010F (Tokyo, Japan) microscope and by atomic force microscopy (AFM) using a DI3100 equipment by Bruker (Billerica, MA, USA) with Nanoscope V controller, respectively. In particular, the TEM analysis was carried out in cross-section in order to visualize the properties of the

 $\text{Al}_2\text{O}_3/\text{SiO}_2$  stack layer and their interfaces. For this purpose, cross-sectional specimens were properly prepared both for T- and  $PE\text{-}Al_2O_3/\text{SiO}_2/\text{3C-SiC}$  samples by conventional mechanical preparation techniques, i.e., including polishing and dimple grinding, followed by a final thinning with ion milling.  $\overline{\phantom{a}}$ 

properties of the Al2O3/SiO2 stack layer and their interfaces. For this purpose, cross-

The electrical behaviour of the insulating stacks was evaluated by capacitance-voltage (C-V) and current-voltage (I-V) measurements carried out on lateral metal-oxide-semicondu ctor (MOS) capacitors using a Microtech Cascade probe station equipped with a Keysight B1505 parameter analyser (Santa Rosa, CA, USA). Finally, the nanoscale electrical behaviour of the systems was monitored my means of scanning capacitance microscopy (SCM).

#### **3. Discussion 3. Discussion**

The cross-section TEM image reported in Figure 1 illustrates a uniform and amorphous Al<sub>2</sub>O<sub>3</sub> layer with a thickness of ~30 nm and a sharp interface with the underlying SiO<sub>2</sub>/3C-SiC. The SiO<sub>2</sub>-IL is clearly distinguishable and has a thickness of about 4.5 nm. The structural properties of  $A1_2O_3$  and of its interfaces are similar on both  $T-A1_2O_3/SiO_2/3C-$ SiC and  $PE\text{-}Al_2O_3/\text{SiO}_2/\text{3C-SiC}$  systems; thus, only the first is reported representatively.  $T_{\rm eff}$  is the cross-section TEM image reported in  $T_{\rm eff}$  in Figure 1 in Figure 1 in Figure 1 in Figure 1 in Figure amorphous and the cross-section 1 [n](#page-2-0)m mage reported in Figure 1 must false a uniform and amorphous

<span id="page-2-0"></span>

**Figure 1.** Cross-section TEM image relative to T-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-SiC.

Lateral MOS capacitors schematically depicted in Figure [2](#page-3-0)a were fabricated using Lateral MOS capacitors schematically depicted in Figure 2a were fabricated using photolithography, metal deposition and lift-off processes. The anode of the MOS photolithography, metal deposition and lift-off processes. The anode of the MOS capacitors was surrounded by a large-area metal cathode so that its capacitance could be neglected (Figure 2b). Ni/Au was us[ed](#page-3-0) as metal electrode. The MOS structures fabricated on  $T-Al_2O_3/SiO_2/3C-SiC$  and  $PE-Al_2O_3/SiO_2/3C-SiC$  were probed by C-V measurements, which are shown in Fig[ure](#page-3-0) 2c. Both samples provide C-V curves negatively shifted which are shown in Figure 2c. Both samples provide C-V curves negatively shifted compared to the ideal value  $V_{FB}$  = +0.9 V. In particular, the experimental flat band voltage values were −0.6 V and −3 V for the T-ALD and PE-ALD stacks, respectively. However, as values were −0.6 V and −3 V for the T-ALD and PE-ALD stacks, respectively. However, as can be observed in Figure 2c, such negative shifts were smaller compared to that of MOS can be observed in Figure [2c](#page-3-0), such negative shifts were smaller compared to that of MOS capacitor where the insulator was only a thick (40 nm) thermal  $SiO<sub>2</sub>$  [\[37\]](#page-8-18). This experimental finding is related to the higher dielectric constant of the  $Al_2O_3$  ( $\kappa = 8$ ) with respect to that of SiO<sub>2</sub> ( $\kappa$  = 3.9). In fact, even though the SiO<sub>2</sub>/3C-SiC interface is similar, in both cases resulting in analogous amount of effective charge  $(N<sub>eff</sub>)$ , this can cause a variation of the experimental  $V_{FB}$  value, moving it toward the ideal one, as expressed by the following equations:

$$
\Delta V_{FB} = \frac{qN_{eff}}{C_{OX}},\tag{1}
$$

$$
C_{OX} = \frac{\varepsilon_0 \kappa}{t_{OX}},
$$
 (2)

<span id="page-3-0"></span>

where  $N_{\text{eff}}$  is the effective trapped charge density,  $C_{OX}$  is the accumulation capacitance, q is the electron charge,  $\varepsilon_0$  is the vacuum dielectric constant, and  $t_{OX}$  is the oxide thickness.

microscopy image of a MOS capacitor (**b**). C-V curves of  $T-Al_2O_3/SiO_2(IL)/3C-SiC$  and PE- $\text{Al}_2\text{O}_3/\text{SiO}_2(\text{IL})/3C$ -SiC MOS capacitors in comparison with the analogous  $\text{SiO}_2/3C$ -SiC (**c**). **Figure 2.** Schematic cross-section of the  $Al_2O_3/SiO_2/3C-SiC$  MOS capacitor (a) and top-view

According to Equations (1) and (2), for a constant N<sub>eff</sub> and an insulating layer thickness, an increased dielectric constant results in a smaller flat band voltage shift  $\Delta V_{FB}$ . Furthermore, the lower negative V<sub>FB</sub> shift of the  $Al_2O_3/SiO_2/3C-SiC$  stack can be also explained by the shorter time for the thermally oxidation process needed to grow a 4.5 nm  $SiO<sub>2</sub>$  IL than that needed to grow a 30 nm thick  $SiO<sub>2</sub>$ . In fact, a shorter oxidation time produces a lower amount of carbon clusters responsible of the negative  $V_{FB}$  shift [\[38\]](#page-8-19). From the accumulation capacitance, the dielectric constant κ of the insulating films was estimated to be  $\sim$ 8 both for T- and PE-Al<sub>2</sub>O<sub>3</sub>. As can be seen in Figure [2b](#page-3-0), the C-V curves of the PEand T-ALD  $\text{Al}_2\text{O}_3/\text{SiO}_2/\text{3C-SiC}$  are characterised by a different electrical behavior. In fact, besides the negative flat band voltage shift occurring in both cases, it can be noticed that a bump was visible in the depletion region of the C-V curve of the PE-ALD sample. Plausibly, this bump was caused by the occurrence of charge trapping at deep interface states when increasing the bias [\[12\]](#page-7-9). On the other hand, the thermal  $Al_2O_3/SiO_2/3C-SiC$  sample is characterised by a more pronounced stretch-out of the C-V curve. Evidently, the different nature of the oxidation process (plasma enhanced-PE, and thermal-T) used during the ALD growth of  $A_1Q_3$  was responsible for the different electrical quality of the two interfaces.

From the C-V curves, by applying the Terman's method [\[39\]](#page-8-20), the interface states  $(D_{it})$ distributions were calculated for both  $TAl_2O_3/SiO_2/3C-SiC$  and  $PE-Al_2O_3/SiO_2/3C-SiC$ stacks, which are also reported in Figure [3](#page-4-0) in comparison to that of the  $SiO<sub>2</sub>/3C-SiC$  system. The  $SiO_2/3C$ -SiC and  $Al_2O_3/SiO_2/3C$ -SiC samples exhibited a comparable  $D_{it}$  distribution in the order of 2 ×  $10^{12}$  cm<sup>-2</sup> eV<sup>-1</sup> [\[8\]](#page-7-4). On the other hand, the PE-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-SiC sample showed a lower  $D_{it}$  distribution close to the 3C-SiC conduction band edge in the order of  $5 \times 10^{11}$  cm<sup>-2</sup> eV<sup>-1</sup>, which can be due to the beneficial effect of the O<sub>2</sub>-plasma on the defects amount at  $SiO_2/SiC$  interface [\[40\]](#page-8-21). In fact, Kim et al. [\[30\]](#page-8-10) demonstrated that for the  $SiO<sub>2</sub>/SiC$ -based devices, the use of a  $SiO<sub>2</sub>$  growth process assisted by the highly reactive  $O_2$  plasma guarantees the formation of an interface characterised by a lower amount of defects and more stable SiO bonds. Analogously, in our case, the PE-approach

used to deposit the  $Al_2O_3$  could play a similar beneficial effect on the underlying  $SiO_2/SiC$ interface. interface.

 $\overline{\mathcal{P}}$  plasma guarantees the formation of an interface characterised by a lower amount of an interface characterised by a lower amount of an interface characterised by a lower amount of an interface characterised by

<span id="page-4-0"></span>

**Figure 3.** D<sub>it</sub> distribution of T-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>(IL)/3C-SiC and PE-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>(IL)/3C-SiC MOS capacitors in comparison with the analogous  $SiO<sub>2</sub>/3C-SiC$ .

The current–voltage (I-V) curves acquired on the  $T-Al_2O_3/SiO_2/3C-SiC$  and PE- $\text{Al}_2\text{O}_3/\text{SiO}_2/\text{3C-SiC}$  MOS capacitors are shown in Figure [4.](#page-5-0) As can be seen, in both systems, the electrical breakdown occurred at a gate bias of over 26 V. However, while the PE-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-SiC sample maintained a constant current value of  $10^{-12}$  A up to the breakdown, the T-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-SiC sample exhibited a fast raise of the current starting from 15 V. The leakage current trend occurring across the  $Al_2O_3$  layer deposited by thermal mode could be explained by a slightly lower mass density and a higher amount of -OH and/or -CH<sub>3</sub> groups than that deposited by the plasma-enhanced mode due to the less efficacious oxidation process by the H<sub>2</sub>O-precursor [\[41](#page-8-22)[–43\]](#page-9-0). Moreover, in comparison to the I-V curve typical of the 3C-SiC capacitor with a  $40$  nm thick  $SiO_2$  as a dielectric layer (also reported in Figure [4\)](#page-5-0), which exhibited a breakdown voltage of about 20 V, both  $T_{\rm{t}}$  and  $\Omega$  and  $T_{\rm{t}}$  $TAl_2O_3/SiO_2$  and  $PE-Al_2O_3/SiO_2$  stacks were able to shift the breakdown phenomena toward higher voltages, over 26 V. The early breakdown of a thick thermal grown  $\text{SiO}_2$  on 3C-SiC has shown breaking this club Like the large space we say the large space with  $\sim$  for the already been explained by F. Li et al. [44] as a consequence of the large amount of the large of carbon left during the thermal oxidation process. However, in our case, the use of a short oxidation process to oktoin only a thin II probably required in a smallor amount of carbon oxidation process to obtain only a thin IL probably resulted in a smaller amount of carbon<br>defects to cause the early breakdown 3C-SiC has already been explained by F. Li et al. [\[44\]](#page-9-1) as a consequence of the large amount defects to cause the early breakdown.

The electrical behavior of both T- and  $PE-Al_2O_3/SiO_2/3C-SiC$  stacks was studied at the nanoscale by SCM measurement. A schematic representation of the SCM experimental setup is illustrated in Figure [5a](#page-6-0). During the surface scan with a diamond tip, an AC modulating bias at 100 kHz frequency and with amplitude  $\Delta V = 2 V$  (below the conduction regime through the insulator) was applied to the sample, and the capacitance variation ∆C in response to this modulation was recorded with the SCM sensor. Figure [5b](#page-6-0),c show the AFM morphology of the T- and PE-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-SiC stacks on the portion of the samples where the SCM maps were acquired. The highly irregular morphology is peculiar of the 3C-SiC material [\[18\]](#page-8-2), which is characterised by terraces separated by anti-phase boundaries. The SCM maps of T- and PE-samples are reported in Figure [5d](#page-6-0),e. The SCM signal is a result of the capacitance change  $(dC/dV)$  in the local metal-insulator-semiconductor capacitor, where the metal is the conductive AFM tip. Hence, the SCM response depends on the

semiconductor characteristics (i.e., doping type and concentration) but also on the insulator properties (including thickness, interface state density, oxide traps, and permittivity) [\[45](#page-9-2)[,46\]](#page-9-3). Considering that both the T- and  $PE-Al<sub>2</sub>O<sub>3</sub>$  layers were deposited on the same 3C-SiC substrate and that they are characterised by an equivalent interface with  $SiO<sub>2</sub>$  as IL, the different SCM maps (Figure [5d](#page-6-0),e) obtained for the two cases can be correlated to the different insulator quality. In particular, the SCM map of the  $T-Al_2O_3/SiO_2/3C-SiC$  stack, reported in Figure [5d](#page-6-0), shows a non-uniform dC/dV signal distribution visible as the change in the color gradient from one spot to another. In contrast, the PE- $Al_2O_3/SiO_2/3C-SiC$  stack reported in Figure [5e](#page-6-0) exhibits a well-uniform SCM map, with only a small deviating region. The different SCM responses between T- and PE-systems could be due to the different structural quality of the  $Al_2O_3$  layers deposited by the two approaches. In fact, the different  $Al_2O_3$  quality, in terms of mass density and/or -OH/-CH<sub>3</sub> contaminations, which can arise by using the different oxidation processes (T- or PE-), determines its charge trapping behavior and permittivity and, ultimately, the SCM signal. Similar results have been previously reported for the growth of  $\text{Al}_2\text{O}_3$  thin layers on AlGaN/GaN heterostructures by the two different T-ALD and PE-ALD approaches, where the evolution of the insulating behavior investigated at the nanoscale upon increasing film thickness clearly indicated a different nucleation mechanism [\[16\]](#page-8-0). Hence, the present investigation at the nano-scale also confirms the better electrical performance of the  $PE\text{-}Al_2O_3$  layer already observed by the electrical measurements acquired on the macroscopic capacitors.

<span id="page-5-0"></span>

**Figure 4.** I-V measurements of T-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-SiC and PE-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-SiC MOS capacitors in comparison with the analogous SiO<sub>2</sub>/3C-SiC. in comparison with the analogous  $SiO<sub>2</sub>/3C-SiC$ .

<span id="page-6-0"></span>

**Figure 5.** Schematic of the SCM experimental setup (**a**). AFM morphology of T-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-SiC (b) and PE-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-SiC (c). SCM maps of T-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-SiC (d) and PE-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-(**e**). SiC (**e**).

# **4. Conclusions 4. Conclusions**

The insulating properties of the  $\text{Al}_2\text{O}_3$  layers deposited on 3C-SiC both by the thermaland plasma-enhanced ALD approaches were investigated. Our results demonstrated that:

- A thin (5 nm) SiO<sub>2</sub> IL between the  $Al_2O_3$  and the 3C-SiC is useful to ensure the quality  $\alpha$  the Sioval and to maximize the insurator semiconductor pand onset, of ALD growth and to maximize the insulator/semiconductor band offset;
- The Al<sub>2</sub>O<sub>3</sub> is a valid alternative to the conventional thermally grown single SiO<sub>2</sub> as<br>representing the and C<sub>2</sub>C SiC MOS has a device to fact the Al<sub>2O</sub> lever showed a high  $T_{\text{max}}$  is a valid alternative to the conventional thermal the conventional thermal thermal thermal theories of  $\epsilon$  as  $\epsilon$ permittivity (~8), which produced a significant reduction in the negative flat band<br>voltage shift that is usually showned with  $SiO$ . gate insulator for 3C-SiC MOS-based devices. In fact, the  $Al_2O_3$  layers showed a high voltage shift that is usually observed with  $SiO<sub>2</sub>$ ;
- A different electrical behavior was found between thermal- and plasma-enhanced  $A<sub>1</sub>Q<sub>3</sub>$  both by investigations on macroscopic MOS capacitors and at the nanoscale a different electrical breakdown of the different thermal- and the male-between the plasma-enhanced using SCM analysis. In fact, although both systems ensure an electrical breakdown over 26 V, the T-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-SiC stack exhibits early leakage phenomena already from 15 V. Moreover, the T-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/3C-SiC is characterised by a non-uniform SCM map compared to the  $PE-AI_2O_3/SiO_2/3C-SiC$ . This difference can be correlated to a different  $\overrightarrow{Al_2O_3}$  quality obtained through the two different oxidation processes (Tor PE-), resulting in an inhomogeneous charge trapping behavior and permittivity.  $\mathbf{r}_{\text{new}}$  and  $\mathbf{r}_{\text{new}}$  through the two different of two different oxidation processes  $\mathbf{r}_{\text{new}}$  of  $\mathbf{r}_{\text{new}}$  and  $\mathbf{r}_{\text{new}}$  and  $\mathbf{r}_{\text{new}}$  and  $\mathbf{r}_{\text{new}}$  and  $\mathbf{r}_{\text{new}}$  and  $\mathbf{r}_{\text{new}}$  and

These results can be important for the fabrication of 3C-SiC MOSFETs with a positive on results can be important for the fabrication of 3C-SiC MOSFETs with a positive turn-on voltage with improved channel conduction properties.

Author Contributions: Conceptualisation, E.S., P.F., R.L.N. and F.R.; methodology, E.S., P.F., R.L.N., S.D.F., G.G., F.L.V., F.G. and F.R.; validation, P.F., R.L.N. and F.R.; formal analysis, E.S. and P.F.; E.S.; writing—review and editing, P.F., R.L.N. and F.R.; supervision, F.R.; project administration, F.R.; funding acquisition, F.R. and F.L.V. All authors have read and agreed to the published version of the investigation, E.S., P.F., B.G. and C.B.; data curation, E.S. and P.F.; writing—original draft manuscript. investigation, E.S., P.F., B.G. and C.B.; data curation, E.S. and P.F.; writing—original draft preparation,

preparation, E.S.; writing—review and  $r$ . P.F.,  $P$ . R.L.N. and  $P$ . Supervision, F.R.; projection, F.R.; projec **Funding:** This work has been partially supported by the European project CHALLENGE (Grant Agreement 720827). Moreover, the research received funding from the European Union (NextGener-(IR0000027). Part of the experiments reported in this paper have been carried out in the Italian Infrastructure Beyond-Nano. ation EU), through the MUR-PNRR projects SAMOTHRACE (ECS00000022) and iEntrance@ENL

(NextGeneration EU), the MUR-PNR projects SAMOTHRACE (ECS000022) and  $\mathcal{L}^2$ **Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.

**Data Availability Statement:** Data is contained within the article.

**Acknowledgments:** The authors would like to acknowledge M. Vivona and S. Panasci for fruitful discussions on the results.

**Conflicts of Interest:** The authors declare no conflict of interest.

#### **Abbreviations**



#### **References**

- <span id="page-7-0"></span>1. Levinshein, M.; Sergey, L.; Shur, M. *Properties of Advanced Semiconductor Materials: GaN, AIN, InN, BN, SiC, SiGe*, 1st ed.; John Wiley & Sons, Inc.: New York, NY, USA, 2001.
- <span id="page-7-1"></span>2. Bimberg, D.; Altarelli, M.; Lipari, N. A calculation of valence band masses, exciton and acceptor energies and the ground state properties of the electron-hole liquid in cubic SiC. *Solid State Commun.* **1981**, *40*, 437–440. [\[CrossRef\]](https://doi.org/10.1016/0038-1098(81)90856-5)
- <span id="page-7-2"></span>3. Itoh, A.; Akita, H.; Kimoto, T.; Matsunami, H. High quality 4H-SiC homoepitaxial layers grown by step controlled epitaxy. *Appl. Phys. Lett.* **1994**, *65*, 1400–1402. [\[CrossRef\]](https://doi.org/10.1063/1.112064)
- <span id="page-7-3"></span>4. Arvanitopoulos, A.E.; Antoniou, M.; Perkins, S.; Jennings, M.; Guadas, M.B.; Gyftakis, K.N.; Lophitis, N. On the Suitability of 3C-Silicon Carbide as an Alternative to 4H-Silicon Carbide for Power Diodes. *IEEE Trans. Ind. Appl.* **2019**, *55*, 4080–4090. [\[CrossRef\]](https://doi.org/10.1109/TIA.2019.2911872)
- 5. La Via, F.; Severino, A.; Anzalone, R.; Bongiorno, C.; Litrico, G.; Mauceri, M.; Schoeler, M.; Schuh, P.; Wellmann, P. From thin film to bulk 3C-SiC growth: Understanding the mechanism of defects reduction. *Mater. Sci. Semicond. Process.* **2018**, *78*, 57–68. [\[CrossRef\]](https://doi.org/10.1016/j.mssp.2017.12.012)
- <span id="page-7-8"></span>6. Roccaforte, F.; Greco, G.; Fiorenza, P.; Di Franco, S.; Giannazzo, F.; La Via, F.; Zielinski, M.; Mank, H.; Jokubavicius, V.; Yakimova, R. Towards vertical Schottky diodes on bulk cubic silicon carbide (3C-SiC). *Appl. Surf. Sci.* **2022**, *606*, 154896. [\[CrossRef\]](https://doi.org/10.1016/j.apsusc.2022.154896)
- 7. Giannazzo, F.; Greco, G.; Di Franco, S.; Fiorenza, P.; Deretzis, I.; La Magna, A.; Bongiorno, C.; Zimbone, M.; La Via, F.; Zielinski, M.; et al. Impact of Stacking Faults and Domain Boundaries on the Electronic Transport in Cubic Silicon Carbide Probed by Conductive Atomic Force Microscopy. *Adv. Electron. Mater.* **2020**, *6*, 1901171. [\[CrossRef\]](https://doi.org/10.1002/aelm.201901171)
- <span id="page-7-4"></span>8. Renz, A.B.; Li, F.; Vavasour, O.J.; Gammon, P.M.; Dai, T.; Baker, G.W.C.; La Via, F.; Zielinski, M.; Zhang, L.; Grant, N.E.; et al. Initial investigations into the MOS interface of freestanding 3C-SiC layers for device applications. *Semicond. Sci. Technol.* **2021**, *36*, 055006. [\[CrossRef\]](https://doi.org/10.1088/1361-6641/abefa1)
- <span id="page-7-5"></span>9. Afanasev, V.V.; Bassler, M.; Pensl, G.; Schulz, M. Intrinsic SiC/SiO<sup>2</sup> Interface States. *Phys. Status Solidi (A)* **1997**, *162*, 321–337. [\[CrossRef\]](https://doi.org/10.1002/1521-396X(199707)162:1<321::AID-PSSA321>3.0.CO;2-F)
- <span id="page-7-6"></span>10. Li, F.; Roccaforte, F.; Greco, G.; Fiorenza, P.; La Via, F.; Pérez-Tomas, A.; Evans, J.E.; Fisher, C.A.; Monaghan, F.A.; Mawby, P.A.; et al. Status and Prospects of Cubic Silicon Carbide Power Electronics Device Technology. *Materials* **2021**, *14*, 5831. [\[CrossRef\]](https://doi.org/10.3390/ma14195831)
- <span id="page-7-7"></span>11. Esteve, R. Fabrication and Characterization of 3C- and 4H-SiC MOSFETs. Ph.D. Thesis, KTH Royal Institute of Technology, School of Information and Communication Technology (ICT), Integrated Devices and Circuits, Stockholm, Sweden, 2011.
- <span id="page-7-9"></span>12. Lee, K.K.; Ishida, Y.; Ohshima, T.; Kojima, K.; Tanaka, Y.; Takahashi, T.; Okumura, H.; Arai, K.; Kamiya, T. N-Channel MOSFETs Fabricated on Homoepitaxy-Grown 3C-SiC Films. *IEEE Electron Device Lett.* **2003**, *24*, 466–468.
- <span id="page-7-10"></span>13. Roccaforte, F.; Fiorenza, P.; Greco, G.; Vivona, M.; Nigro, R.L.; Giannazzo, F.; Patti, A.; Saggio, M. Recent advances on dielectrics technology for SiC and GaN power devices. *Appl. Surf. Sci.* **2014**, *301*, 9–18. [\[CrossRef\]](https://doi.org/10.1016/j.apsusc.2014.01.063)
- <span id="page-7-11"></span>14. Lophitis, N.; Arvanitopoulos, A.; Jennings, M.R.; Mawby, P.A.; Antoniou, M. On the 3C-SiC/SiO<sub>2</sub> n-MOS interface and the creation of a calibrated model for the Electrons' Inversion Layer Mobility covering a wide range of operating temperatures and applied gate voltage. In Proceedings of the IEEE Workshop on Wide Bandgap Power Devices and Applications in Europe (WiPDA Europe), Coventry, UK, 18–20 September 2022.
- <span id="page-7-12"></span>15. Ciobanu, F.; Pensl, G.; Nagasawa, H.; Schöner, A.; Dimitrijev, S.; Cheong, K.Y.; Afanas'ev, V.V.; Wagner, G. Traps at the Interface of 3C-SiC/SiO<sup>2</sup> -MOS-Structures. In *Materials Science Forum*; Trans Tech Publications Ltd.: Zurich, Switzerland, 2003; Volume 433, pp. 551–554.
- <span id="page-8-0"></span>16. Oka, R.; Yamamoto, K.; Akamine, H.; Wang, D.; Nakashima, H.; Hishiki, S.; Kawamura, K. High interfacial quality metal-oxidesemiconductor capacitor on (111) oriented 3C-SiC with Al2O<sup>3</sup> interlayer and its internal charge analysis. *Jpn. J. Appl. Phys.* **2020**, *59*, SGGD17. [\[CrossRef\]](https://doi.org/10.35848/1347-4065/ab6862)
- <span id="page-8-1"></span>17. Cherkaoui, K.; Blake, A.; Gomeniuk, Y.Y.; Lin, J.; Sheehan, B.; White, M.; Hurley, P.K.; Ward, P.J. Investigating positive oxide charge in the SiO2/3C-SiC MOS system. *AIP Adv.* **2018**, *8*, 085323. [\[CrossRef\]](https://doi.org/10.1063/1.5030636)
- <span id="page-8-2"></span>18. Baliga, B.J. *Silicon Carbide Power Devices*; World Scientific Publishing Co. Pte. Ltd.: Singapore, 2005.
- <span id="page-8-3"></span>19. Lo Nigro, R.; Fiorenza, P.; Greco, G.; Schilirò, E.; Roccaforte, F. Structural and Insulating Behaviour of High-Permittivity Binary Oxide Thin Films for Silicon Carbide and Gallium Nitride Electronic Devices. *Materials* **2022**, *15*, 830. [\[CrossRef\]](https://doi.org/10.3390/ma15030830)
- 20. Gao, K.Y.; Seyller, T.; Ley, L.; Ciobanu, F.; Pensl, G.; Tadich, A.; Riley, J.D.; Leckey, R.G.C. Al2O3 prepared by atomic layer deposition as gate dielectric on 6H-SiC(0001). *Appl. Phys. Lett.* **2003**, *83*, 1830. [\[CrossRef\]](https://doi.org/10.1063/1.1609053)
- 21. Yu, Y.; Jun, H.; Yun, D.Y.; An, K.; Zhan, C.; Yu, X. Influences of high-temperature annealing on atomic layer deposited Al2O3/4H-SiC. *Chin. Phys. B* **2013**, *22*, 07810.
- <span id="page-8-13"></span>22. Lin, H.C.; Ye, P.D.; Wilk, G.D. Leakage current and breakdown electric-field studies on ultrathin atomic-layer-deposited  $A<sub>1</sub>O<sub>3</sub>$  on GaAs. *Appl. Phys. Lett.* **2005**, *87*, 182904. [\[CrossRef\]](https://doi.org/10.1063/1.2120904)
- <span id="page-8-4"></span>23. Avice, M.; Grossner, U.; Pintilie, I.; Svesson, G.; Servidori, M.; Nipoti, R.; Nilsen, O.; Fjellvag, H. Low Density of Near-Interface Traps at the Al<sub>2</sub>O<sub>3</sub>/4H-SiC Interface with Al<sub>2</sub>O<sub>3</sub> Made by Low Temperature Oxidation of Al. *Mater. Sci. Forum* 2007, 897, 135–138.
- <span id="page-8-5"></span>24. Kääriäinen, T.; Cameron, D.; Kääriäinen, M.-L.; Sherman, A. *Atomic Layer Deposition, Principles Characteristics and Nanotechnolody Applications*; Scrivener, M., Carmical, P., Eds.; John Wiley & Sons: Hoboken, NJ, USA, 2013.
- <span id="page-8-6"></span>25. Johnson, R.W.; Hultqvist, A.; Bent, S.F. A brief review of atomic layer deposition: From fundamentals to applications. *Mater. Today* **2014**, *17*, 236–246. [\[CrossRef\]](https://doi.org/10.1016/j.mattod.2014.04.026)
- <span id="page-8-7"></span>26. George, S.M. Atomic Layer Deposition: An Overview. *Chem. Rev.* **2009**, *110*, 111–131. [\[CrossRef\]](https://doi.org/10.1021/cr900056b)
- 27. Niinistö, L.; Päiväsaari, J.; Niinistö, J.; Putkonen, M.; Nieminen, M. Advanced electronic and optoelectronic materials by Atomic Layer Deposition: An overview with special emphasis on recent progress in processing of high-k dielectrics and other oxide materials. *Phys. Status Solidi (A)* **2004**, *201*, 1443–1452. [\[CrossRef\]](https://doi.org/10.1002/pssa.200406798)
- <span id="page-8-8"></span>28. Oviroh, P.O.; Akbarzadeh, R.; Pan, D.; Coetzee, R.A.M.; Jen, T.-C. New development of atomic layer deposition: Processes, methods and applications. *Sci. Technol. Adv. Mater.* **2019**, *20*, 465–496. [\[CrossRef\]](https://doi.org/10.1080/14686996.2019.1599694) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/31164953)
- <span id="page-8-9"></span>29. Cheong, K.Y.; Moon, J.H.; Eom, D.; Kim, H.J.; Bahng, W.; Kim, N.-K. Electronic Properties of Atomic-Layer-Deposited Al2O3/Thermal-Nitrided SiO<sup>2</sup> Stacking Dielectric on 4H SiC. *Electrochem. Solid-State Lett.* **2007**, *10*, H69–H71. [\[CrossRef\]](https://doi.org/10.1149/1.2400728)
- <span id="page-8-10"></span>30. Schilirò, E.; Lo Nigro, R.; Fiorenza, P.; Roccaforte, F. Negative charge trapping effects in  $Al_2O_3$  films grown by atomic layer deposition onto thermally oxidized 4H-SiC. *AIP Adv.* **2016**, *6*, 075021. [\[CrossRef\]](https://doi.org/10.1063/1.4960213)
- <span id="page-8-11"></span>31. van Hemmen, J.L.; Heil, S.B.S.; Klootwijk, J.H.; Roozeboom, F.; Hodson, C.J.; Van de Sanden, M.C.M.; Kessels, W.M.M. Plasma and thermal ALD of Al<sub>2</sub>O<sub>3</sub> in a commercial 200 mm ALD reactor. *J. Electrochem. Soc.* **2007**, 154, G165–G169. [\[CrossRef\]](https://doi.org/10.1149/1.2737629)
- <span id="page-8-12"></span>32. Dingemans, G.; Seguin, R.; Engelhart, P.; van de Sanden, M.C.M.; Kessels, W.M.M. Silicon surface passivation by ultrathin Al2O3films synthesized by thermal and plasma atomic layer deposition. *Phys. Status Solidi (RRL) Rapid Res. Lett.* **2010**, *4*, 10–12. [\[CrossRef\]](https://doi.org/10.1002/pssr.200903334)
- <span id="page-8-14"></span>33. Profijt, H.B.; Potts, S.E.; Van De Sanden, M.C.M.; Kessels, W.M.M. Plasma-Assisted Atomic Layer Deposition: Basics, Opportunities, and Challenges. *J. Vac. Sci. Technol. A* **2011**, *29*, 050801. [\[CrossRef\]](https://doi.org/10.1116/1.3609974)
- <span id="page-8-15"></span>34. Hoex, B.; Schmidt, J.; Pohl, P.; van de Sanden, M.C.M.; Kessels, W.M.M. On the c-Si surface passivation mechanism by the negative-charge-dielectric Al2O<sup>3</sup> . *J. Appl. Phys.* **2008**, *104*, 044903. [\[CrossRef\]](https://doi.org/10.1063/1.2963707)
- <span id="page-8-16"></span>35. Kotomin, E.; Popov, A. Radiation-induced point defects in simple oxides. *Nucl. Instrum. Methods Phys. Res. Sect. B Beam Interact. Mater. At.* **1998**, *141*, 1–15. [\[CrossRef\]](https://doi.org/10.1016/S0168-583X(98)00079-2)
- <span id="page-8-17"></span>36. Anzalone, R.; Privitera, S.; Camarda, M.; Alberti, A.; Mannino, G.; Fiorenza, P.; Di Franco, S.; La Via, F. Interface state density evaluation of high quality hetero-epitaxial 3C–SiC(001) for high-power MOSFET applications. *Mater. Sci. Eng. B* **2015**, *198*, 14–19. [\[CrossRef\]](https://doi.org/10.1016/j.mseb.2015.03.014)
- <span id="page-8-18"></span>37. Fiorenza, P.; Schilirò, E.; Giannazzo, F.; Bongiorno, C.; Zielinski, M.; La Via, F.; Roccaforte, F. On the origin of the premature breakdown of thermal oxide on 3C-SiC probed by electrical scanning probe microscopy. *Appl. Surf. Sci.* **2020**, *526*, 146656. [\[CrossRef\]](https://doi.org/10.1016/j.apsusc.2020.146656)
- <span id="page-8-19"></span>38. Newsome, D.A.; Sengupta, D.; Foroutan, H.; Russo, M.F.; van Duin, A.C.T. Oxidation of Silicon Carbide by O<sub>2</sub> and H<sub>2</sub>O: A ReaxFF Reactive Molecular Dynamics Study, Part I. *J. Phys. Chem. C* **2012**, *116*, 16111–16121. [\[CrossRef\]](https://doi.org/10.1021/jp306391p)
- <span id="page-8-20"></span>39. Sze, S.M. *Physics of Semiconductor Devices*; Wiley-Interscience: Hoboken, NJ, USA, 1981; pp. 849–850.
- <span id="page-8-21"></span>40. Kim, D.K.; Jeong, K.S.; Kang, Y.S.; Kang, H.-K.; Cho, S.W.; Kim, S.-O.; Suh, D.; Kim, S.; Cho, M.-H. Controlling the defects and transition layer in SiO<sub>2</sub> films grown on 4H-SiC via direct plasma-assisted oxidation. *Sci. Rep.* 2016, 6, 34945. [\[CrossRef\]](https://doi.org/10.1038/srep34945) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/27721493)
- <span id="page-8-22"></span>41. Jinesh, K.B.; van Hemmen, J.L.; van de Sanden, M.C.M.; Roozeboom, F.; Klootwijk, J.H.; Besling, W.F.A.; Kessels, W.M.M. Dielectric Properties of Thermal and Plasma-Assisted Atomic Layer Deposited Al2O<sup>3</sup> Thin Films. *J. Electrochem. Soc.* **2011**, *158*, G21–G26. [\[CrossRef\]](https://doi.org/10.1149/1.3517430)
- 42. Haeberle, J.; Henkel, K.; Gargouri, H.; Naumann, F.; Gruska, B.; Arens, M.; Tallarida, M.; Schmeißer, D. Ellipsometry and XPS comparative studies of thermal and plasma enhanced atomic layer deposited Al2O<sup>3</sup> -films. *Beilstein J. Nanotechnol.* **2013**, *4*, 732–742. [\[CrossRef\]](https://doi.org/10.3762/bjnano.4.83)
- <span id="page-9-0"></span>43. Schilirò, E.; Fiorenza, P.; Greco, G.; Monforte, F.; Condorelli, G.G.; Roccaforte, F.; Giannazzo, F.; Nigro, R.L. Early Growth Stages of Aluminum Oxide (Al<sub>2</sub>O<sub>3</sub>) Insulating Layers by Thermal- and Plasma-Enhanced Atomic Layer Deposition on AlGaN/GaN Heterostructures. *ACS Appl. Electron. Mater.* **2021**, *4*, 406–415. [\[CrossRef\]](https://doi.org/10.1021/acsaelm.1c01059)
- <span id="page-9-1"></span>44. Li, F.; Qiu, S.; Jennings, M.R.; Mawby, P.A. Fabrication and Dielectric Breakdown of 3C-SiC/SiO<sub>2</sub> MOS Capacitors. In Proceedings of the 2019 IEEE 12th International Symposium on Diagnostics for Electrical Machines, Power Electronics and Drives (SDEMPED), Toulouse, France, 27–30 August 2019; pp. 344–350.
- <span id="page-9-2"></span>45. Yanev, V.; Rommel, M.; Bauer, A.J.; Frey, L. Characterization of thickness variations of thin dielectric layers at the nanoscale using scanning capacitance microscopy. *J. Vac. Sci. Technol. B* **2011**, *29*, 01A401. [\[CrossRef\]](https://doi.org/10.1116/1.3532822)
- <span id="page-9-3"></span>46. Goghero, D.; Raineri, V.; Giannazzo, F. Study of interface states and oxide quality to avoid contrast reversal in scanning capacitance microscopy. *Appl. Phys. Lett.* **2002**, *81*, 1824–1826. [\[CrossRef\]](https://doi.org/10.1063/1.1499228)

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.