The status of the work on a high-level synthesis framework able to automatically generate an optimal architecture that implements a generic digital signal processing (DSP) algorithm is reported. Defining class-oriented architectural synthesis environments seems to be the key point for an efficient silicon compilation. The synthesis system is limited only to DSP algorithms defined in local recursive form, but, in the future, it will be extended to different architectures.
Straightforward implementation of DSP algorithms on systolic arrays
V Rampa;
1991
Abstract
The status of the work on a high-level synthesis framework able to automatically generate an optimal architecture that implements a generic digital signal processing (DSP) algorithm is reported. Defining class-oriented architectural synthesis environments seems to be the key point for an efficient silicon compilation. The synthesis system is limited only to DSP algorithms defined in local recursive form, but, in the future, it will be extended to different architectures.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
