In this paper we have implemented the semi-empirical compact model for CNTFETs already proposed by us to simulate typical analogue circuits and logic blocks both in SPICE, using ABM library, and in Verilog-A. The obtained results have been the same in static simulations and comparable in dynamic simulations. However using Verilog-A the simulation run time has been much shorter and the software has been much more concise and clear than schemes using ABM blocks in SPICE.
A simulation study of analogue and logic circuits with CNTFETs
Marani R;
2016
Abstract
In this paper we have implemented the semi-empirical compact model for CNTFETs already proposed by us to simulate typical analogue circuits and logic blocks both in SPICE, using ABM library, and in Verilog-A. The obtained results have been the same in static simulations and comparable in dynamic simulations. However using Verilog-A the simulation run time has been much shorter and the software has been much more concise and clear than schemes using ABM blocks in SPICE.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
prod_442451-doc_170964.pdf
solo utenti autorizzati
Descrizione: A simulation study of analogue and logic circuits with CNTFETs
Tipologia:
Versione Editoriale (PDF)
Dimensione
1.41 MB
Formato
Adobe PDF
|
1.41 MB | Adobe PDF | Visualizza/Apri Richiedi una copia |
|
prod_442451-doc_185854.pdf
accesso aperto
Descrizione: preprint version
Tipologia:
Versione Editoriale (PDF)
Dimensione
516.86 kB
Formato
Adobe PDF
|
516.86 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
