In this paper we have implemented a simple DC model for CNTFETs already proposed by us in order to carry out static analysis of basic digital circuits, with a significant improvement compared to Wong model. In particular we have obtained a lighter ensuring compile and shorter execution time, without losing in accuracy.
A model to improve analysis of CNTFET logic gates in verilog-A-part I: Static analysis
Marani R;
2015
Abstract
In this paper we have implemented a simple DC model for CNTFETs already proposed by us in order to carry out static analysis of basic digital circuits, with a significant improvement compared to Wong model. In particular we have obtained a lighter ensuring compile and shorter execution time, without losing in accuracy.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
prod_442457-doc_165591.pdf
solo utenti autorizzati
Descrizione: A model to improve analysis of CNTFET logic gates in verilog-A-part I: Static analysis
Tipologia:
Versione Editoriale (PDF)
Dimensione
250.64 kB
Formato
Adobe PDF
|
250.64 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
|
prod_442457-doc_185849.pdf
accesso aperto
Descrizione: Preprint paper
Tipologia:
Versione Editoriale (PDF)
Dimensione
867.05 kB
Formato
Adobe PDF
|
867.05 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
