We present a method to match the output and transconductance characteristics between two CNTFET models proposed in literature. Then we briefly describe a compact noise model, used to simulate the noise performance of a phase shift oscillator, in order to analyse how the noise sources, constitute a significant limitation for circuits based on CNTFET. All simulations have been obtained in Verilog-A, and for this we indicated the code lines to add to the software to be able to do the proposed noise analysis.
Noise analysis of a phase shift oscillator based on CNTFET
2022
Abstract
We present a method to match the output and transconductance characteristics between two CNTFET models proposed in literature. Then we briefly describe a compact noise model, used to simulate the noise performance of a phase shift oscillator, in order to analyse how the noise sources, constitute a significant limitation for circuits based on CNTFET. All simulations have been obtained in Verilog-A, and for this we indicated the code lines to add to the software to be able to do the proposed noise analysis.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
