The application of bias-stress with high source-drain voltage and negatiVe gate voltage (transistor in off-status) produces a marked reduction in the off-current as well as a transconductance degradation. These effects have been explained in terms of hotholes injection into the gate insulator and formation of interface states near the drain.

Hot Carriers Effects in Polycrystalline Silicon Thin-Film Transistors

L Mariucci;A Pecora;G Fortunato;
1992

Abstract

The application of bias-stress with high source-drain voltage and negatiVe gate voltage (transistor in off-status) produces a marked reduction in the off-current as well as a transconductance degradation. These effects have been explained in terms of hotholes injection into the gate insulator and formation of interface states near the drain.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/20.500.14243/7169
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus ND
  • ???jsp.display-item.citation.isi??? ND
social impact