The evolution of the electrically active acceptor profiles and of the surface morphology in 4H-SiC implanted with multiple energy (from 550 to 40 keV) Al ions was investigated by the combined use of scanning capacitance microscopy (SCM) and atomic force microscopy (AFM), depending on the post-implantation annealing conditions at temperatures from 1400 degrees C to 1650 degrees C in Ar or Ar+SiH(4) ambient. Medium Al concentrations (10(17)-10(18) cm(-3)) were used to obtain uniformly doped p-well regions for n-channel MOSFETs applications, and the annealing conditions (temperature, furnace ramp rate, annealing ambient) were optimised to achieve a surface roughness compatible with the device channel region. For the lowest annealing temperature, a peculiar shape of the acceptor profile was observed, with a lack of electrically active Al in the surface region and with two peaks corresponding to the projected ranges of the highest energy Al implants. The desired box like acceptor profile was achieved after the highest temperature annealing. The comparison between the morphological images show that the surface quality is preserved even after the highest temperature annealing process, thus confirming that the 1650 degrees C annealing is the best process for the formation of a medium concentration p-well for power MOSFETs applications.

Effect of Thermal Annealing on the Electrically Active Profiles and Surface Roughness in Multiple Al Implanted 4H-SiC

Giannazzo F;Roccaforte F;Raineri V;
2007

Abstract

The evolution of the electrically active acceptor profiles and of the surface morphology in 4H-SiC implanted with multiple energy (from 550 to 40 keV) Al ions was investigated by the combined use of scanning capacitance microscopy (SCM) and atomic force microscopy (AFM), depending on the post-implantation annealing conditions at temperatures from 1400 degrees C to 1650 degrees C in Ar or Ar+SiH(4) ambient. Medium Al concentrations (10(17)-10(18) cm(-3)) were used to obtain uniformly doped p-well regions for n-channel MOSFETs applications, and the annealing conditions (temperature, furnace ramp rate, annealing ambient) were optimised to achieve a surface roughness compatible with the device channel region. For the lowest annealing temperature, a peculiar shape of the acceptor profile was observed, with a lack of electrically active Al in the surface region and with two peaks corresponding to the projected ranges of the highest energy Al implants. The desired box like acceptor profile was achieved after the highest temperature annealing. The comparison between the morphological images show that the surface quality is preserved even after the highest temperature annealing process, thus confirming that the 1650 degrees C annealing is the best process for the formation of a medium concentration p-well for power MOSFETs applications.
2007
Istituto per la Microelettronica e Microsistemi - IMM
Inglese
15th International Conference on Advanced Thermal Processing of Semiconductors, 2007 (RTP 2007)
15th International Conference on Advanced Thermal Processing of Semiconductors, 2007 (RTP 2007)
71
73
978-1-4244-1227-3
IEEE, 345 E 47TH ST, NY 10017
NEW YORK
STATI UNITI D'AMERICA
No
OCT 02-05, 2007
Catania, ITALY
4
none
Giannazzo, F; Roccaforte, F; Raineri, V; Salinas, D
273
info:eu-repo/semantics/conferenceObject
04 Contributo in convegno::04.01 Contributo in Atti di convegno
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/20.500.14243/69273
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus ND
  • ???jsp.display-item.citation.isi??? 3
social impact